|
@@ -106,8 +106,10 @@ static int mv_ddr_training_params_set(u8 dev_num)
|
|
|
struct tune_train_params params;
|
|
|
int status;
|
|
|
u32 cs_num;
|
|
|
+ int ck_delay;
|
|
|
|
|
|
cs_num = mv_ddr_cs_num_get();
|
|
|
+ ck_delay = mv_ddr_ck_delay_get();
|
|
|
|
|
|
/* NOTE: do not remove any field initilization */
|
|
|
params.ck_delay = TUNE_TRAINING_PARAMS_CK_DELAY;
|
|
@@ -131,6 +133,9 @@ static int mv_ddr_training_params_set(u8 dev_num)
|
|
|
params.g_odt_config = TUNE_TRAINING_PARAMS_ODT_CONFIG_2CS;
|
|
|
}
|
|
|
|
|
|
+ if (ck_delay > 0)
|
|
|
+ params.ck_delay = ck_delay;
|
|
|
+
|
|
|
status = ddr3_tip_tune_training_params(dev_num, ¶ms);
|
|
|
if (MV_OK != status) {
|
|
|
printf("%s Training Sequence - FAILED\n", ddr_type);
|