x530.c 4.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2017 Allied Telesis Labs
  4. */
  5. #include <common.h>
  6. #include <command.h>
  7. #include <dm.h>
  8. #include <env.h>
  9. #include <i2c.h>
  10. #include <wdt.h>
  11. #include <asm/gpio.h>
  12. #include <linux/mbus.h>
  13. #include <linux/io.h>
  14. #include <asm/arch/cpu.h>
  15. #include <asm/arch/soc.h>
  16. #include "../common/gpio_hog.h"
  17. #include "../drivers/ddr/marvell/a38x/ddr3_init.h"
  18. #include <../serdes/a38x/high_speed_env_spec.h>
  19. DECLARE_GLOBAL_DATA_PTR;
  20. #define MVEBU_DEV_BUS_BASE (MVEBU_REGISTER(0x10400))
  21. #define CONFIG_NVS_LOCATION 0xf4800000
  22. #define CONFIG_NVS_SIZE (512 << 10)
  23. static struct serdes_map board_serdes_map[] = {
  24. {PEX0, SERDES_SPEED_5_GBPS, PEX_ROOT_COMPLEX_X1, 0, 0},
  25. {DEFAULT_SERDES, SERDES_SPEED_5_GBPS, SERDES_DEFAULT_MODE, 0, 0},
  26. {PEX1, SERDES_SPEED_5_GBPS, PEX_ROOT_COMPLEX_X1, 0, 0},
  27. {DEFAULT_SERDES, SERDES_SPEED_5_GBPS, SERDES_DEFAULT_MODE, 0, 0},
  28. {DEFAULT_SERDES, SERDES_SPEED_5_GBPS, SERDES_DEFAULT_MODE, 0, 0},
  29. {DEFAULT_SERDES, SERDES_SPEED_5_GBPS, SERDES_DEFAULT_MODE, 0, 0}
  30. };
  31. int hws_board_topology_load(struct serdes_map **serdes_map_array, u8 *count)
  32. {
  33. *serdes_map_array = board_serdes_map;
  34. *count = ARRAY_SIZE(board_serdes_map);
  35. return 0;
  36. }
  37. /*
  38. * Define the DDR layout / topology here in the board file. This will
  39. * be used by the DDR3 init code in the SPL U-Boot version to configure
  40. * the DDR3 controller.
  41. */
  42. static struct mv_ddr_topology_map board_topology_map = {
  43. DEBUG_LEVEL_ERROR,
  44. 0x1, /* active interfaces */
  45. /* cs_mask, mirror, dqs_swap, ck_swap X PUPs */
  46. { { { {0x1, 0, 0, 0},
  47. {0x1, 0, 0, 0},
  48. {0x1, 0, 0, 0},
  49. {0x1, 0, 0, 0},
  50. {0x1, 0, 0, 0} },
  51. SPEED_BIN_DDR_1866M, /* speed_bin */
  52. MV_DDR_DEV_WIDTH_16BIT, /* sdram device width */
  53. MV_DDR_DIE_CAP_4GBIT, /* die capacity */
  54. MV_DDR_FREQ_SAR, /* frequency */
  55. 0, 0, /* cas_l cas_wl */
  56. MV_DDR_TEMP_LOW, /* temperature */
  57. MV_DDR_TIM_2T} }, /* timing */
  58. BUS_MASK_32BIT_ECC, /* subphys mask */
  59. MV_DDR_CFG_DEFAULT, /* ddr configuration data source */
  60. { {0} }, /* raw spd data */
  61. {0}, /* timing parameters */
  62. { {0} }, /* electrical configuration */
  63. {0}, /* electrical parameters */
  64. 0, /* Clock enable mask */
  65. 160 /* Clock delay */
  66. };
  67. struct mv_ddr_topology_map *mv_ddr_topology_map_get(void)
  68. {
  69. /* Return the board topology as defined in the board code */
  70. return &board_topology_map;
  71. }
  72. int board_early_init_f(void)
  73. {
  74. /* Configure MPP */
  75. writel(0x00001111, MVEBU_MPP_BASE + 0x00);
  76. writel(0x00000000, MVEBU_MPP_BASE + 0x04);
  77. writel(0x55000000, MVEBU_MPP_BASE + 0x08);
  78. writel(0x55550550, MVEBU_MPP_BASE + 0x0c);
  79. writel(0x55555555, MVEBU_MPP_BASE + 0x10);
  80. writel(0x00100565, MVEBU_MPP_BASE + 0x14);
  81. writel(0x40000000, MVEBU_MPP_BASE + 0x18);
  82. writel(0x00004444, MVEBU_MPP_BASE + 0x1c);
  83. return 0;
  84. }
  85. void spl_board_init(void)
  86. {
  87. }
  88. int board_init(void)
  89. {
  90. /* address of boot parameters */
  91. gd->bd->bi_boot_params = mvebu_sdram_bar(0) + 0x100;
  92. /* window for NVS */
  93. mbus_dt_setup_win(&mbus_state, CONFIG_NVS_LOCATION, CONFIG_NVS_SIZE,
  94. CPU_TARGET_DEVICEBUS_BOOTROM_SPI, CPU_ATTR_DEV_CS1);
  95. /* DEV_READYn is not needed for NVS, ignore it when accessing CS1 */
  96. writel(0x00004001, MVEBU_DEV_BUS_BASE + 0xc8);
  97. spl_board_init();
  98. return 0;
  99. }
  100. void arch_preboot_os(void)
  101. {
  102. #ifdef CONFIG_WATCHDOG
  103. wdt_stop(gd->watchdog_dev);
  104. #endif
  105. }
  106. static int led_7seg_init(unsigned int segments)
  107. {
  108. int node;
  109. int ret;
  110. int i;
  111. struct gpio_desc desc[8];
  112. node = fdt_node_offset_by_compatible(gd->fdt_blob, 0,
  113. "atl,of-led-7seg");
  114. if (node < 0)
  115. return -ENODEV;
  116. ret = gpio_request_list_by_name_nodev(offset_to_ofnode(node),
  117. "segment-gpios", desc,
  118. ARRAY_SIZE(desc), GPIOD_IS_OUT);
  119. if (ret < 0)
  120. return ret;
  121. for (i = 0; i < ARRAY_SIZE(desc); i++) {
  122. ret = dm_gpio_set_value(&desc[i], !(segments & BIT(i)));
  123. if (ret)
  124. return ret;
  125. }
  126. return 0;
  127. }
  128. #ifdef CONFIG_MISC_INIT_R
  129. int misc_init_r(void)
  130. {
  131. static struct gpio_desc usb_en = {}, nand_wp = {}, phy_reset[2] = {},
  132. led_en = {};
  133. gpio_hog(&usb_en, "atl,usb-enable", "enable-gpio", 1);
  134. gpio_hog(&nand_wp, "atl,nand-protect", "protect-gpio", 1);
  135. gpio_hog_list(phy_reset, ARRAY_SIZE(phy_reset), "atl,phy-reset", "reset-gpio", 0);
  136. gpio_hog(&led_en, "atl,led-enable", "enable-gpio", 1);
  137. #ifdef MTDPARTS_MTDOOPS
  138. env_set("mtdoops", MTDPARTS_MTDOOPS);
  139. #endif
  140. led_7seg_init(0xff);
  141. return 0;
  142. }
  143. #endif
  144. #ifdef CONFIG_DISPLAY_BOARDINFO
  145. int checkboard(void)
  146. {
  147. puts("Board: " CONFIG_SYS_BOARD "\n");
  148. return 0;
  149. }
  150. #endif