.. |
base_addr_a10.h
|
69f9c8bab8
arm: socfpga: Add onchip RAM size macro
|
4 anni fa |
base_addr_ac5.h
|
69f9c8bab8
arm: socfpga: Add onchip RAM size macro
|
4 anni fa |
base_addr_soc64.h
|
0fbf31f966
arm: socfpga: Add base address for Intel N5X device
|
2 anni fa |
boot0.h
|
34fc2a6edf
ARM: socfpga: Add boot trampoline for Arria10
|
6 anni fa |
clock_manager.h
|
c2b733c0f0
arm: socfpga: Add clock manager for Intel N5X device
|
2 anni fa |
clock_manager_agilex.h
|
d6fee20d5f
arm: socfpga: Move cm_get_mpu_clk_hz function declaration to clock_manager.h
|
2 anni fa |
clock_manager_arria10.h
|
d6fee20d5f
arm: socfpga: Move cm_get_mpu_clk_hz function declaration to clock_manager.h
|
2 anni fa |
clock_manager_gen5.h
|
d6fee20d5f
arm: socfpga: Move cm_get_mpu_clk_hz function declaration to clock_manager.h
|
2 anni fa |
clock_manager_n5x.h
|
c2b733c0f0
arm: socfpga: Add clock manager for Intel N5X device
|
2 anni fa |
clock_manager_s10.h
|
d6fee20d5f
arm: socfpga: Move cm_get_mpu_clk_hz function declaration to clock_manager.h
|
2 anni fa |
clock_manager_soc64.h
|
20322cea64
arm: socfpga: Fix CLKMGR_INTOSC_HZ to 400MHz
|
4 anni fa |
firewall.h
|
59d4230429
ddr: altera: Add SDRAM driver for Intel N5X device
|
2 anni fa |
fpga_manager.h
|
83d290c56f
SPDX: Convert all of our single license tags to Linux Kernel style
|
6 anni fa |
fpga_manager_arria10.h
|
cd93d625fd
common: Drop linux/bitops.h from common header
|
4 anni fa |
fpga_manager_gen5.h
|
cd93d625fd
common: Drop linux/bitops.h from common header
|
4 anni fa |
freeze_controller.h
|
83d290c56f
SPDX: Convert all of our single license tags to Linux Kernel style
|
6 anni fa |
gpio.h
|
83d290c56f
SPDX: Convert all of our single license tags to Linux Kernel style
|
6 anni fa |
handoff_soc64.h
|
2fb2e04791
arm: socfpga: Add handoff data support for Intel N5X device
|
2 anni fa |
mailbox_s10.h
|
1bc20897c1
arm: socfpga: soc64: Support Vendor Authorized Boot (VAB)
|
3 anni fa |
misc.h
|
6b6307ed22
arm: socfpga: soc64: Check FPGA Config status register before bridge reset
|
3 anni fa |
nic301.h
|
83d290c56f
SPDX: Convert all of our single license tags to Linux Kernel style
|
6 anni fa |
pinmux.h
|
83d290c56f
SPDX: Convert all of our single license tags to Linux Kernel style
|
6 anni fa |
reset_manager.h
|
22fc991daf
Merge tag 'v2021.04-rc4' into next
|
3 anni fa |
reset_manager_arria10.h
|
cd93d625fd
common: Drop linux/bitops.h from common header
|
4 anni fa |
reset_manager_gen5.h
|
bb25aca134
arm: socfpga: Convert reset manager from struct to defines
|
4 anni fa |
reset_manager_soc64.h
|
b3e2d9fccb
arm: socfpga: soc64: Show reset state in SPL
|
3 anni fa |
scan_manager.h
|
83d290c56f
SPDX: Convert all of our single license tags to Linux Kernel style
|
6 anni fa |
scu.h
|
4916388a39
ARM: socfpga: Fix Documentation errors in scu_registers
|
6 anni fa |
sdram.h
|
5658a299bd
ARM: socfpga: Add DDR driver for Arria 10
|
6 anni fa |
sdram_arria10.h
|
cd93d625fd
common: Drop linux/bitops.h from common header
|
4 anni fa |
sdram_gen5.h
|
9a5a90ad9b
ddr: altera: Add DDR2 support to Gen5 driver
|
4 anni fa |
secure_reg_helper.h
|
2e54a1d46c
arm: socfpga: Add secure register access helper functions for SoC 64bits
|
3 anni fa |
secure_vab.h
|
1bc20897c1
arm: socfpga: soc64: Support Vendor Authorized Boot (VAB)
|
3 anni fa |
smc_api.h
|
96fe4f6485
arm: socfpga: smc: Add function to get usercode
|
3 anni fa |
system_manager.h
|
9a5bbdfd1a
arm: socfpga: Move Stratix10 and Agilex to use TARGET_SOCFPGA_SOC64
|
3 anni fa |
system_manager_arria10.h
|
db5741f7a8
arm: socfpga: Convert system manager from struct to defines
|
4 anni fa |
system_manager_gen5.h
|
b0b08ce0b7
arm: socfpga: fix Gen5 enable of EMAC via FPGA
|
3 anni fa |
system_manager_soc64.h
|
59d4230429
ddr: altera: Add SDRAM driver for Intel N5X device
|
2 anni fa |
timer.h
|
83d290c56f
SPDX: Convert all of our single license tags to Linux Kernel style
|
6 anni fa |