|
@@ -970,7 +970,7 @@ config ARCH_SOCFPGA
|
|
|
bool "Altera SOCFPGA family"
|
|
|
select ARCH_EARLY_INIT_R
|
|
|
select ARCH_MISC_INIT if !TARGET_SOCFPGA_ARRIA10
|
|
|
- select ARM64 if TARGET_SOCFPGA_STRATIX10 || TARGET_SOCFPGA_AGILEX
|
|
|
+ select ARM64 if TARGET_SOCFPGA_SOC64
|
|
|
select CPU_V7A if TARGET_SOCFPGA_GEN5 || TARGET_SOCFPGA_ARRIA10
|
|
|
select DM
|
|
|
select DM_SERIAL
|
|
@@ -982,7 +982,7 @@ config ARCH_SOCFPGA
|
|
|
select SPL_LIBGENERIC_SUPPORT
|
|
|
select SPL_NAND_SUPPORT if SPL_NAND_DENALI
|
|
|
select SPL_OF_CONTROL
|
|
|
- select SPL_SEPARATE_BSS if TARGET_SOCFPGA_STRATIX10 || TARGET_SOCFPGA_AGILEX
|
|
|
+ select SPL_SEPARATE_BSS if TARGET_SOCFPGA_SOC64
|
|
|
select SPL_SERIAL_SUPPORT
|
|
|
select SPL_SYSRESET
|
|
|
select SPL_WATCHDOG_SUPPORT
|
|
@@ -991,7 +991,7 @@ config ARCH_SOCFPGA
|
|
|
select SYS_THUMB_BUILD if TARGET_SOCFPGA_GEN5 || TARGET_SOCFPGA_ARRIA10
|
|
|
select SYSRESET
|
|
|
select SYSRESET_SOCFPGA if TARGET_SOCFPGA_GEN5 || TARGET_SOCFPGA_ARRIA10
|
|
|
- select SYSRESET_SOCFPGA_SOC64 if TARGET_SOCFPGA_STRATIX10 || TARGET_SOCFPGA_AGILEX
|
|
|
+ select SYSRESET_SOCFPGA_SOC64 if TARGET_SOCFPGA_SOC64
|
|
|
imply CMD_DM
|
|
|
imply CMD_MTDPARTS
|
|
|
imply CRC32_VERIFY
|