nuvoton,npcm7xx-reset.h 2.7 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. // Copyright (c) 2019 Nuvoton Technology corporation.
  3. #ifndef _DT_BINDINGS_NPCM7XX_RESET_H
  4. #define _DT_BINDINGS_NPCM7XX_RESET_H
  5. #define NPCM7XX_RESET_IPSRST1 0x20
  6. #define NPCM7XX_RESET_IPSRST2 0x24
  7. #define NPCM7XX_RESET_IPSRST3 0x34
  8. /* Reset lines on IP1 reset module (NPCM7XX_RESET_IPSRST1) */
  9. #define NPCM7XX_RESET_FIU3 1
  10. #define NPCM7XX_RESET_UDC1 5
  11. #define NPCM7XX_RESET_EMC1 6
  12. #define NPCM7XX_RESET_UART_2_3 7
  13. #define NPCM7XX_RESET_UDC2 8
  14. #define NPCM7XX_RESET_PECI 9
  15. #define NPCM7XX_RESET_AES 10
  16. #define NPCM7XX_RESET_UART_0_1 11
  17. #define NPCM7XX_RESET_MC 12
  18. #define NPCM7XX_RESET_SMB2 13
  19. #define NPCM7XX_RESET_SMB3 14
  20. #define NPCM7XX_RESET_SMB4 15
  21. #define NPCM7XX_RESET_SMB5 16
  22. #define NPCM7XX_RESET_PWM_M0 18
  23. #define NPCM7XX_RESET_TIMER_0_4 19
  24. #define NPCM7XX_RESET_TIMER_5_9 20
  25. #define NPCM7XX_RESET_EMC2 21
  26. #define NPCM7XX_RESET_UDC4 22
  27. #define NPCM7XX_RESET_UDC5 23
  28. #define NPCM7XX_RESET_UDC6 24
  29. #define NPCM7XX_RESET_UDC3 25
  30. #define NPCM7XX_RESET_ADC 27
  31. #define NPCM7XX_RESET_SMB6 28
  32. #define NPCM7XX_RESET_SMB7 29
  33. #define NPCM7XX_RESET_SMB0 30
  34. #define NPCM7XX_RESET_SMB1 31
  35. /* Reset lines on IP2 reset module (NPCM7XX_RESET_IPSRST2) */
  36. #define NPCM7XX_RESET_MFT0 0
  37. #define NPCM7XX_RESET_MFT1 1
  38. #define NPCM7XX_RESET_MFT2 2
  39. #define NPCM7XX_RESET_MFT3 3
  40. #define NPCM7XX_RESET_MFT4 4
  41. #define NPCM7XX_RESET_MFT5 5
  42. #define NPCM7XX_RESET_MFT6 6
  43. #define NPCM7XX_RESET_MFT7 7
  44. #define NPCM7XX_RESET_MMC 8
  45. #define NPCM7XX_RESET_SDHC 9
  46. #define NPCM7XX_RESET_GFX_SYS 10
  47. #define NPCM7XX_RESET_AHB_PCIBRG 11
  48. #define NPCM7XX_RESET_VDMA 12
  49. #define NPCM7XX_RESET_ECE 13
  50. #define NPCM7XX_RESET_VCD 14
  51. #define NPCM7XX_RESET_OTP 16
  52. #define NPCM7XX_RESET_SIOX1 18
  53. #define NPCM7XX_RESET_SIOX2 19
  54. #define NPCM7XX_RESET_3DES 21
  55. #define NPCM7XX_RESET_PSPI1 22
  56. #define NPCM7XX_RESET_PSPI2 23
  57. #define NPCM7XX_RESET_GMAC2 25
  58. #define NPCM7XX_RESET_USB_HOST 26
  59. #define NPCM7XX_RESET_GMAC1 28
  60. #define NPCM7XX_RESET_CP 31
  61. /* Reset lines on IP3 reset module (NPCM7XX_RESET_IPSRST3) */
  62. #define NPCM7XX_RESET_PWM_M1 0
  63. #define NPCM7XX_RESET_SMB12 1
  64. #define NPCM7XX_RESET_SPIX 2
  65. #define NPCM7XX_RESET_SMB13 3
  66. #define NPCM7XX_RESET_UDC0 4
  67. #define NPCM7XX_RESET_UDC7 5
  68. #define NPCM7XX_RESET_UDC8 6
  69. #define NPCM7XX_RESET_UDC9 7
  70. #define NPCM7XX_RESET_PCI_MAILBOX 9
  71. #define NPCM7XX_RESET_SMB14 12
  72. #define NPCM7XX_RESET_SHA 13
  73. #define NPCM7XX_RESET_SEC_ECC 14
  74. #define NPCM7XX_RESET_PCIE_RC 15
  75. #define NPCM7XX_RESET_TIMER_10_14 16
  76. #define NPCM7XX_RESET_RNG 17
  77. #define NPCM7XX_RESET_SMB15 18
  78. #define NPCM7XX_RESET_SMB8 19
  79. #define NPCM7XX_RESET_SMB9 20
  80. #define NPCM7XX_RESET_SMB10 21
  81. #define NPCM7XX_RESET_SMB11 22
  82. #define NPCM7XX_RESET_ESPI 23
  83. #define NPCM7XX_RESET_USB_PHY_1 24
  84. #define NPCM7XX_RESET_USB_PHY_2 25
  85. #endif