mx3fb.c 24 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2009
  4. * Guennadi Liakhovetski, DENX Software Engineering, <lg@denx.de>
  5. * Copyright (C) 2011
  6. * HALE electronic GmbH, <helmut.raiger@hale.at>
  7. */
  8. #include <common.h>
  9. #include <env.h>
  10. #include <log.h>
  11. #include <malloc.h>
  12. #include <video_fb.h>
  13. #include <linux/delay.h>
  14. #include <asm/arch/imx-regs.h>
  15. #include <asm/arch/clock.h>
  16. #include <linux/errno.h>
  17. #include <asm/io.h>
  18. #include "videomodes.h"
  19. /* this might need panel specific set-up as-well */
  20. #define IF_CONF 0
  21. /* -------------- controller specific stuff -------------- */
  22. /* IPU DMA Controller channel definitions. */
  23. enum ipu_channel {
  24. IDMAC_IC_0 = 0, /* IC (encoding task) to memory */
  25. IDMAC_IC_1 = 1, /* IC (viewfinder task) to memory */
  26. IDMAC_ADC_0 = 1,
  27. IDMAC_IC_2 = 2,
  28. IDMAC_ADC_1 = 2,
  29. IDMAC_IC_3 = 3,
  30. IDMAC_IC_4 = 4,
  31. IDMAC_IC_5 = 5,
  32. IDMAC_IC_6 = 6,
  33. IDMAC_IC_7 = 7, /* IC (sensor data) to memory */
  34. IDMAC_IC_8 = 8,
  35. IDMAC_IC_9 = 9,
  36. IDMAC_IC_10 = 10,
  37. IDMAC_IC_11 = 11,
  38. IDMAC_IC_12 = 12,
  39. IDMAC_IC_13 = 13,
  40. IDMAC_SDC_0 = 14, /* Background synchronous display data */
  41. IDMAC_SDC_1 = 15, /* Foreground data (overlay) */
  42. IDMAC_SDC_2 = 16,
  43. IDMAC_SDC_3 = 17,
  44. IDMAC_ADC_2 = 18,
  45. IDMAC_ADC_3 = 19,
  46. IDMAC_ADC_4 = 20,
  47. IDMAC_ADC_5 = 21,
  48. IDMAC_ADC_6 = 22,
  49. IDMAC_ADC_7 = 23,
  50. IDMAC_PF_0 = 24,
  51. IDMAC_PF_1 = 25,
  52. IDMAC_PF_2 = 26,
  53. IDMAC_PF_3 = 27,
  54. IDMAC_PF_4 = 28,
  55. IDMAC_PF_5 = 29,
  56. IDMAC_PF_6 = 30,
  57. IDMAC_PF_7 = 31,
  58. };
  59. /* More formats can be copied from the Linux driver if needed */
  60. enum pixel_fmt {
  61. /* 2 bytes */
  62. IPU_PIX_FMT_RGB565,
  63. IPU_PIX_FMT_RGB666,
  64. IPU_PIX_FMT_BGR666,
  65. /* 3 bytes */
  66. IPU_PIX_FMT_RGB24,
  67. };
  68. struct pixel_fmt_cfg {
  69. u32 b0;
  70. u32 b1;
  71. u32 b2;
  72. u32 acc;
  73. };
  74. static struct pixel_fmt_cfg fmt_cfg[] = {
  75. [IPU_PIX_FMT_RGB24] = {
  76. 0x1600AAAA, 0x00E05555, 0x00070000, 3,
  77. },
  78. [IPU_PIX_FMT_RGB666] = {
  79. 0x0005000F, 0x000B000F, 0x0011000F, 1,
  80. },
  81. [IPU_PIX_FMT_BGR666] = {
  82. 0x0011000F, 0x000B000F, 0x0005000F, 1,
  83. },
  84. [IPU_PIX_FMT_RGB565] = {
  85. 0x0004003F, 0x000A000F, 0x000F003F, 1,
  86. }
  87. };
  88. enum ipu_panel {
  89. IPU_PANEL_SHARP_TFT,
  90. IPU_PANEL_TFT,
  91. };
  92. /* IPU Common registers */
  93. /* IPU_CONF and its bits already defined in imx-regs.h */
  94. #define IPU_CHA_BUF0_RDY (0x04 + IPU_BASE)
  95. #define IPU_CHA_BUF1_RDY (0x08 + IPU_BASE)
  96. #define IPU_CHA_DB_MODE_SEL (0x0C + IPU_BASE)
  97. #define IPU_CHA_CUR_BUF (0x10 + IPU_BASE)
  98. #define IPU_FS_PROC_FLOW (0x14 + IPU_BASE)
  99. #define IPU_FS_DISP_FLOW (0x18 + IPU_BASE)
  100. #define IPU_TASKS_STAT (0x1C + IPU_BASE)
  101. #define IPU_IMA_ADDR (0x20 + IPU_BASE)
  102. #define IPU_IMA_DATA (0x24 + IPU_BASE)
  103. #define IPU_INT_CTRL_1 (0x28 + IPU_BASE)
  104. #define IPU_INT_CTRL_2 (0x2C + IPU_BASE)
  105. #define IPU_INT_CTRL_3 (0x30 + IPU_BASE)
  106. #define IPU_INT_CTRL_4 (0x34 + IPU_BASE)
  107. #define IPU_INT_CTRL_5 (0x38 + IPU_BASE)
  108. #define IPU_INT_STAT_1 (0x3C + IPU_BASE)
  109. #define IPU_INT_STAT_2 (0x40 + IPU_BASE)
  110. #define IPU_INT_STAT_3 (0x44 + IPU_BASE)
  111. #define IPU_INT_STAT_4 (0x48 + IPU_BASE)
  112. #define IPU_INT_STAT_5 (0x4C + IPU_BASE)
  113. #define IPU_BRK_CTRL_1 (0x50 + IPU_BASE)
  114. #define IPU_BRK_CTRL_2 (0x54 + IPU_BASE)
  115. #define IPU_BRK_STAT (0x58 + IPU_BASE)
  116. #define IPU_DIAGB_CTRL (0x5C + IPU_BASE)
  117. /* Image Converter Registers */
  118. #define IC_CONF (0x88 + IPU_BASE)
  119. #define IC_PRP_ENC_RSC (0x8C + IPU_BASE)
  120. #define IC_PRP_VF_RSC (0x90 + IPU_BASE)
  121. #define IC_PP_RSC (0x94 + IPU_BASE)
  122. #define IC_CMBP_1 (0x98 + IPU_BASE)
  123. #define IC_CMBP_2 (0x9C + IPU_BASE)
  124. #define PF_CONF (0xA0 + IPU_BASE)
  125. #define IDMAC_CONF (0xA4 + IPU_BASE)
  126. #define IDMAC_CHA_EN (0xA8 + IPU_BASE)
  127. #define IDMAC_CHA_PRI (0xAC + IPU_BASE)
  128. #define IDMAC_CHA_BUSY (0xB0 + IPU_BASE)
  129. /* Image Converter Register bits */
  130. #define IC_CONF_PRPENC_EN 0x00000001
  131. #define IC_CONF_PRPENC_CSC1 0x00000002
  132. #define IC_CONF_PRPENC_ROT_EN 0x00000004
  133. #define IC_CONF_PRPVF_EN 0x00000100
  134. #define IC_CONF_PRPVF_CSC1 0x00000200
  135. #define IC_CONF_PRPVF_CSC2 0x00000400
  136. #define IC_CONF_PRPVF_CMB 0x00000800
  137. #define IC_CONF_PRPVF_ROT_EN 0x00001000
  138. #define IC_CONF_PP_EN 0x00010000
  139. #define IC_CONF_PP_CSC1 0x00020000
  140. #define IC_CONF_PP_CSC2 0x00040000
  141. #define IC_CONF_PP_CMB 0x00080000
  142. #define IC_CONF_PP_ROT_EN 0x00100000
  143. #define IC_CONF_IC_GLB_LOC_A 0x10000000
  144. #define IC_CONF_KEY_COLOR_EN 0x20000000
  145. #define IC_CONF_RWS_EN 0x40000000
  146. #define IC_CONF_CSI_MEM_WR_EN 0x80000000
  147. /* SDC Registers */
  148. #define SDC_COM_CONF (0xB4 + IPU_BASE)
  149. #define SDC_GW_CTRL (0xB8 + IPU_BASE)
  150. #define SDC_FG_POS (0xBC + IPU_BASE)
  151. #define SDC_BG_POS (0xC0 + IPU_BASE)
  152. #define SDC_CUR_POS (0xC4 + IPU_BASE)
  153. #define SDC_PWM_CTRL (0xC8 + IPU_BASE)
  154. #define SDC_CUR_MAP (0xCC + IPU_BASE)
  155. #define SDC_HOR_CONF (0xD0 + IPU_BASE)
  156. #define SDC_VER_CONF (0xD4 + IPU_BASE)
  157. #define SDC_SHARP_CONF_1 (0xD8 + IPU_BASE)
  158. #define SDC_SHARP_CONF_2 (0xDC + IPU_BASE)
  159. /* Register bits */
  160. #define SDC_COM_TFT_COLOR 0x00000001UL
  161. #define SDC_COM_FG_EN 0x00000010UL
  162. #define SDC_COM_GWSEL 0x00000020UL
  163. #define SDC_COM_GLB_A 0x00000040UL
  164. #define SDC_COM_KEY_COLOR_G 0x00000080UL
  165. #define SDC_COM_BG_EN 0x00000200UL
  166. #define SDC_COM_SHARP 0x00001000UL
  167. #define SDC_V_SYNC_WIDTH_L 0x00000001UL
  168. /* Display Interface registers */
  169. #define DI_DISP_IF_CONF (0x0124 + IPU_BASE)
  170. #define DI_DISP_SIG_POL (0x0128 + IPU_BASE)
  171. #define DI_SER_DISP1_CONF (0x012C + IPU_BASE)
  172. #define DI_SER_DISP2_CONF (0x0130 + IPU_BASE)
  173. #define DI_HSP_CLK_PER (0x0134 + IPU_BASE)
  174. #define DI_DISP0_TIME_CONF_1 (0x0138 + IPU_BASE)
  175. #define DI_DISP0_TIME_CONF_2 (0x013C + IPU_BASE)
  176. #define DI_DISP0_TIME_CONF_3 (0x0140 + IPU_BASE)
  177. #define DI_DISP1_TIME_CONF_1 (0x0144 + IPU_BASE)
  178. #define DI_DISP1_TIME_CONF_2 (0x0148 + IPU_BASE)
  179. #define DI_DISP1_TIME_CONF_3 (0x014C + IPU_BASE)
  180. #define DI_DISP2_TIME_CONF_1 (0x0150 + IPU_BASE)
  181. #define DI_DISP2_TIME_CONF_2 (0x0154 + IPU_BASE)
  182. #define DI_DISP2_TIME_CONF_3 (0x0158 + IPU_BASE)
  183. #define DI_DISP3_TIME_CONF (0x015C + IPU_BASE)
  184. #define DI_DISP0_DB0_MAP (0x0160 + IPU_BASE)
  185. #define DI_DISP0_DB1_MAP (0x0164 + IPU_BASE)
  186. #define DI_DISP0_DB2_MAP (0x0168 + IPU_BASE)
  187. #define DI_DISP0_CB0_MAP (0x016C + IPU_BASE)
  188. #define DI_DISP0_CB1_MAP (0x0170 + IPU_BASE)
  189. #define DI_DISP0_CB2_MAP (0x0174 + IPU_BASE)
  190. #define DI_DISP1_DB0_MAP (0x0178 + IPU_BASE)
  191. #define DI_DISP1_DB1_MAP (0x017C + IPU_BASE)
  192. #define DI_DISP1_DB2_MAP (0x0180 + IPU_BASE)
  193. #define DI_DISP1_CB0_MAP (0x0184 + IPU_BASE)
  194. #define DI_DISP1_CB1_MAP (0x0188 + IPU_BASE)
  195. #define DI_DISP1_CB2_MAP (0x018C + IPU_BASE)
  196. #define DI_DISP2_DB0_MAP (0x0190 + IPU_BASE)
  197. #define DI_DISP2_DB1_MAP (0x0194 + IPU_BASE)
  198. #define DI_DISP2_DB2_MAP (0x0198 + IPU_BASE)
  199. #define DI_DISP2_CB0_MAP (0x019C + IPU_BASE)
  200. #define DI_DISP2_CB1_MAP (0x01A0 + IPU_BASE)
  201. #define DI_DISP2_CB2_MAP (0x01A4 + IPU_BASE)
  202. #define DI_DISP3_B0_MAP (0x01A8 + IPU_BASE)
  203. #define DI_DISP3_B1_MAP (0x01AC + IPU_BASE)
  204. #define DI_DISP3_B2_MAP (0x01B0 + IPU_BASE)
  205. #define DI_DISP_ACC_CC (0x01B4 + IPU_BASE)
  206. #define DI_DISP_LLA_CONF (0x01B8 + IPU_BASE)
  207. #define DI_DISP_LLA_DATA (0x01BC + IPU_BASE)
  208. /* DI_DISP_SIG_POL bits */
  209. #define DI_D3_VSYNC_POL (1 << 28)
  210. #define DI_D3_HSYNC_POL (1 << 27)
  211. #define DI_D3_DRDY_SHARP_POL (1 << 26)
  212. #define DI_D3_CLK_POL (1 << 25)
  213. #define DI_D3_DATA_POL (1 << 24)
  214. /* DI_DISP_IF_CONF bits */
  215. #define DI_D3_CLK_IDLE (1 << 26)
  216. #define DI_D3_CLK_SEL (1 << 25)
  217. #define DI_D3_DATAMSK (1 << 24)
  218. #define IOMUX_PADNUM_MASK 0x1ff
  219. #define IOMUX_GPIONUM_SHIFT 9
  220. #define IOMUX_GPIONUM_MASK (0xff << IOMUX_GPIONUM_SHIFT)
  221. #define IOMUX_PIN(gpionum, padnum) ((padnum) & IOMUX_PADNUM_MASK)
  222. #define IOMUX_MODE_L(pin, mode) IOMUX_MODE(((pin) + 0xc) ^ 3, mode)
  223. struct chan_param_mem_planar {
  224. /* Word 0 */
  225. u32 xv:10;
  226. u32 yv:10;
  227. u32 xb:12;
  228. u32 yb:12;
  229. u32 res1:2;
  230. u32 nsb:1;
  231. u32 lnpb:6;
  232. u32 ubo_l:11;
  233. u32 ubo_h:15;
  234. u32 vbo_l:17;
  235. u32 vbo_h:9;
  236. u32 res2:3;
  237. u32 fw:12;
  238. u32 fh_l:8;
  239. u32 fh_h:4;
  240. u32 res3:28;
  241. /* Word 1 */
  242. u32 eba0;
  243. u32 eba1;
  244. u32 bpp:3;
  245. u32 sl:14;
  246. u32 pfs:3;
  247. u32 bam:3;
  248. u32 res4:2;
  249. u32 npb:6;
  250. u32 res5:1;
  251. u32 sat:2;
  252. u32 res6:30;
  253. } __attribute__ ((packed));
  254. struct chan_param_mem_interleaved {
  255. /* Word 0 */
  256. u32 xv:10;
  257. u32 yv:10;
  258. u32 xb:12;
  259. u32 yb:12;
  260. u32 sce:1;
  261. u32 res1:1;
  262. u32 nsb:1;
  263. u32 lnpb:6;
  264. u32 sx:10;
  265. u32 sy_l:1;
  266. u32 sy_h:9;
  267. u32 ns:10;
  268. u32 sm:10;
  269. u32 sdx_l:3;
  270. u32 sdx_h:2;
  271. u32 sdy:5;
  272. u32 sdrx:1;
  273. u32 sdry:1;
  274. u32 sdr1:1;
  275. u32 res2:2;
  276. u32 fw:12;
  277. u32 fh_l:8;
  278. u32 fh_h:4;
  279. u32 res3:28;
  280. /* Word 1 */
  281. u32 eba0;
  282. u32 eba1;
  283. u32 bpp:3;
  284. u32 sl:14;
  285. u32 pfs:3;
  286. u32 bam:3;
  287. u32 res4:2;
  288. u32 npb:6;
  289. u32 res5:1;
  290. u32 sat:2;
  291. u32 scc:1;
  292. u32 ofs0:5;
  293. u32 ofs1:5;
  294. u32 ofs2:5;
  295. u32 ofs3:5;
  296. u32 wid0:3;
  297. u32 wid1:3;
  298. u32 wid2:3;
  299. u32 wid3:3;
  300. u32 dec_sel:1;
  301. u32 res6:28;
  302. } __attribute__ ((packed));
  303. union chan_param_mem {
  304. struct chan_param_mem_planar pp;
  305. struct chan_param_mem_interleaved ip;
  306. };
  307. /* graphics setup */
  308. static GraphicDevice panel;
  309. static struct ctfb_res_modes *mode;
  310. static struct ctfb_res_modes var_mode;
  311. /*
  312. * sdc_init_panel() - initialize a synchronous LCD panel.
  313. * @width: width of panel in pixels.
  314. * @height: height of panel in pixels.
  315. * @di_setup: pixel format of the frame buffer
  316. * @di_panel: either SHARP or normal TFT
  317. * @return: 0 on success or negative error code on failure.
  318. */
  319. static int sdc_init_panel(u16 width, u16 height,
  320. enum pixel_fmt di_setup, enum ipu_panel di_panel)
  321. {
  322. u32 reg, div;
  323. uint32_t old_conf;
  324. int clock;
  325. debug("%s(width=%d, height=%d)\n", __func__, width, height);
  326. /* Init clocking, the IPU receives its clock from the hsp divder */
  327. clock = mxc_get_clock(MXC_IPU_CLK);
  328. if (clock < 0)
  329. return -EACCES;
  330. /* Init panel size and blanking periods */
  331. reg = width + mode->left_margin + mode->right_margin - 1;
  332. if (reg > 1023) {
  333. printf("mx3fb: Display width too large, coerced to 1023!");
  334. reg = 1023;
  335. }
  336. reg = ((mode->hsync_len - 1) << 26) | (reg << 16);
  337. writel(reg, SDC_HOR_CONF);
  338. reg = height + mode->upper_margin + mode->lower_margin - 1;
  339. if (reg > 1023) {
  340. printf("mx3fb: Display height too large, coerced to 1023!");
  341. reg = 1023;
  342. }
  343. reg = ((mode->vsync_len - 1) << 26) | SDC_V_SYNC_WIDTH_L | (reg << 16);
  344. writel(reg, SDC_VER_CONF);
  345. switch (di_panel) {
  346. case IPU_PANEL_SHARP_TFT:
  347. writel(0x00FD0102L, SDC_SHARP_CONF_1);
  348. writel(0x00F500F4L, SDC_SHARP_CONF_2);
  349. writel(SDC_COM_SHARP | SDC_COM_TFT_COLOR, SDC_COM_CONF);
  350. /* TODO: probably IF_CONF must be adapted (see below)! */
  351. break;
  352. case IPU_PANEL_TFT:
  353. writel(SDC_COM_TFT_COLOR, SDC_COM_CONF);
  354. break;
  355. default:
  356. return -EINVAL;
  357. }
  358. /*
  359. * Calculate divider: The fractional part is 4 bits so simply
  360. * multiple by 2^4 to get it.
  361. *
  362. * Opposed to the kernel driver mode->pixclock is the time of one
  363. * pixel in pico seconds, so:
  364. * pixel_clk = 1e12 / mode->pixclock
  365. * div = ipu_clk * 16 / pixel_clk
  366. * leads to:
  367. * div = ipu_clk * 16 / (1e12 / mode->pixclock)
  368. * or:
  369. * div = ipu_clk * 16 * mode->pixclock / 1e12
  370. *
  371. * To avoid integer overflows this is split into 2 shifts and
  372. * one divide with sufficient accuracy:
  373. * 16*1024*128*476837 = 0.9999996682e12
  374. */
  375. div = ((clock/1024) * (mode->pixclock/128)) / 476837;
  376. debug("hsp_clk is %d, div=%d\n", clock, div);
  377. /* coerce to not less than 4.0, not more than 255.9375 */
  378. if (div < 0x40)
  379. div = 0x40;
  380. else if (div > 0xFFF)
  381. div = 0xFFF;
  382. /* DISP3_IF_CLK_DOWN_WR is half the divider value and 2 less
  383. * fraction bits. Subtract 1 extra from DISP3_IF_CLK_DOWN_WR
  384. * based on timing debug DISP3_IF_CLK_UP_WR is 0
  385. */
  386. writel((((div / 8) - 1) << 22) | div, DI_DISP3_TIME_CONF);
  387. /* DI settings for display 3: clock idle (bit 26) during vsync */
  388. old_conf = readl(DI_DISP_IF_CONF) & 0x78FFFFFF;
  389. writel(old_conf | IF_CONF, DI_DISP_IF_CONF);
  390. /* only set display 3 polarity bits */
  391. old_conf = readl(DI_DISP_SIG_POL) & 0xE0FFFFFF;
  392. writel(old_conf | mode->sync, DI_DISP_SIG_POL);
  393. writel(fmt_cfg[di_setup].b0, DI_DISP3_B0_MAP);
  394. writel(fmt_cfg[di_setup].b1, DI_DISP3_B1_MAP);
  395. writel(fmt_cfg[di_setup].b2, DI_DISP3_B2_MAP);
  396. writel(readl(DI_DISP_ACC_CC) |
  397. ((fmt_cfg[di_setup].acc - 1) << 12), DI_DISP_ACC_CC);
  398. debug("DI_DISP_IF_CONF = 0x%08X\n", readl(DI_DISP_IF_CONF));
  399. debug("DI_DISP_SIG_POL = 0x%08X\n", readl(DI_DISP_SIG_POL));
  400. debug("DI_DISP3_TIME_CONF = 0x%08X\n", readl(DI_DISP3_TIME_CONF));
  401. debug("SDC_HOR_CONF = 0x%08X\n", readl(SDC_HOR_CONF));
  402. debug("SDC_VER_CONF = 0x%08X\n", readl(SDC_VER_CONF));
  403. return 0;
  404. }
  405. static void ipu_ch_param_set_size(union chan_param_mem *params,
  406. uint pixelfmt, uint16_t width,
  407. uint16_t height, uint16_t stride)
  408. {
  409. debug("%s(pixelfmt=%d, width=%d, height=%d, stride=%d)\n",
  410. __func__, pixelfmt, width, height, stride);
  411. params->pp.fw = width - 1;
  412. params->pp.fh_l = height - 1;
  413. params->pp.fh_h = (height - 1) >> 8;
  414. params->pp.sl = stride - 1;
  415. /* See above, for further formats see the Linux driver */
  416. switch (pixelfmt) {
  417. case GDF_16BIT_565RGB:
  418. params->ip.bpp = 2;
  419. params->ip.pfs = 4;
  420. params->ip.npb = 7;
  421. params->ip.sat = 2; /* SAT = 32-bit access */
  422. params->ip.ofs0 = 0; /* Red bit offset */
  423. params->ip.ofs1 = 5; /* Green bit offset */
  424. params->ip.ofs2 = 11; /* Blue bit offset */
  425. params->ip.ofs3 = 16; /* Alpha bit offset */
  426. params->ip.wid0 = 4; /* Red bit width - 1 */
  427. params->ip.wid1 = 5; /* Green bit width - 1 */
  428. params->ip.wid2 = 4; /* Blue bit width - 1 */
  429. break;
  430. case GDF_32BIT_X888RGB:
  431. params->ip.bpp = 1; /* 24 BPP & RGB PFS */
  432. params->ip.pfs = 4;
  433. params->ip.npb = 7;
  434. params->ip.sat = 2; /* SAT = 32-bit access */
  435. params->ip.ofs0 = 16; /* Red bit offset */
  436. params->ip.ofs1 = 8; /* Green bit offset */
  437. params->ip.ofs2 = 0; /* Blue bit offset */
  438. params->ip.ofs3 = 24; /* Alpha bit offset */
  439. params->ip.wid0 = 7; /* Red bit width - 1 */
  440. params->ip.wid1 = 7; /* Green bit width - 1 */
  441. params->ip.wid2 = 7; /* Blue bit width - 1 */
  442. break;
  443. default:
  444. printf("mx3fb: Pixel format not supported!\n");
  445. break;
  446. }
  447. params->pp.nsb = 1;
  448. }
  449. static void ipu_ch_param_set_buffer(union chan_param_mem *params,
  450. void *buf0, void *buf1)
  451. {
  452. params->pp.eba0 = (u32)buf0;
  453. params->pp.eba1 = (u32)buf1;
  454. }
  455. static void ipu_write_param_mem(uint32_t addr, uint32_t *data,
  456. uint32_t num_words)
  457. {
  458. for (; num_words > 0; num_words--) {
  459. writel(addr, IPU_IMA_ADDR);
  460. writel(*data++, IPU_IMA_DATA);
  461. addr++;
  462. if ((addr & 0x7) == 5) {
  463. addr &= ~0x7; /* set to word 0 */
  464. addr += 8; /* increment to next row */
  465. }
  466. }
  467. }
  468. static uint32_t dma_param_addr(enum ipu_channel channel)
  469. {
  470. /* Channel Parameter Memory */
  471. return 0x10000 | (channel << 4);
  472. }
  473. static void ipu_init_channel_buffer(enum ipu_channel channel, void *fbmem)
  474. {
  475. union chan_param_mem params = {};
  476. uint32_t reg;
  477. uint32_t stride_bytes;
  478. stride_bytes = (panel.plnSizeX * panel.gdfBytesPP + 3) & ~3;
  479. debug("%s(channel=%d, fbmem=%p)\n", __func__, channel, fbmem);
  480. /* Build parameter memory data for DMA channel */
  481. ipu_ch_param_set_size(&params, panel.gdfIndex,
  482. panel.plnSizeX, panel.plnSizeY, stride_bytes);
  483. ipu_ch_param_set_buffer(&params, fbmem, NULL);
  484. params.pp.bam = 0;
  485. /* Some channels (rotation) have restriction on burst length */
  486. switch (channel) {
  487. case IDMAC_SDC_0:
  488. /* In original code only IPU_PIX_FMT_RGB565 was setting burst */
  489. params.pp.npb = 16 - 1;
  490. break;
  491. default:
  492. break;
  493. }
  494. ipu_write_param_mem(dma_param_addr(channel), (uint32_t *)&params, 10);
  495. /* Disable double-buffering */
  496. reg = readl(IPU_CHA_DB_MODE_SEL);
  497. reg &= ~(1UL << channel);
  498. writel(reg, IPU_CHA_DB_MODE_SEL);
  499. }
  500. static void ipu_channel_set_priority(enum ipu_channel channel,
  501. int prio)
  502. {
  503. u32 reg = readl(IDMAC_CHA_PRI);
  504. if (prio)
  505. reg |= 1UL << channel;
  506. else
  507. reg &= ~(1UL << channel);
  508. writel(reg, IDMAC_CHA_PRI);
  509. }
  510. /*
  511. * ipu_enable_channel() - enable an IPU channel.
  512. * @channel: channel ID.
  513. * @return: 0 on success or negative error code on failure.
  514. */
  515. static int ipu_enable_channel(enum ipu_channel channel)
  516. {
  517. uint32_t reg;
  518. /* Reset to buffer 0 */
  519. writel(1UL << channel, IPU_CHA_CUR_BUF);
  520. switch (channel) {
  521. case IDMAC_SDC_0:
  522. ipu_channel_set_priority(channel, 1);
  523. break;
  524. default:
  525. break;
  526. }
  527. reg = readl(IDMAC_CHA_EN);
  528. writel(reg | (1UL << channel), IDMAC_CHA_EN);
  529. return 0;
  530. }
  531. static int ipu_update_channel_buffer(enum ipu_channel channel, void *buf)
  532. {
  533. uint32_t reg;
  534. reg = readl(IPU_CHA_BUF0_RDY);
  535. if (reg & (1UL << channel))
  536. return -EACCES;
  537. /* 44.3.3.1.9 - Row Number 1 (WORD1, offset 0) */
  538. writel(dma_param_addr(channel) + 0x0008UL, IPU_IMA_ADDR);
  539. writel((u32)buf, IPU_IMA_DATA);
  540. return 0;
  541. }
  542. static int idmac_tx_submit(enum ipu_channel channel, void *buf)
  543. {
  544. int ret;
  545. ipu_init_channel_buffer(channel, buf);
  546. /* ipu_idmac.c::ipu_submit_channel_buffers() */
  547. ret = ipu_update_channel_buffer(channel, buf);
  548. if (ret < 0)
  549. return ret;
  550. /* ipu_idmac.c::ipu_select_buffer() */
  551. /* Mark buffer 0 as ready. */
  552. writel(1UL << channel, IPU_CHA_BUF0_RDY);
  553. ret = ipu_enable_channel(channel);
  554. return ret;
  555. }
  556. static void sdc_enable_channel(void *fbmem)
  557. {
  558. int ret;
  559. u32 reg;
  560. ret = idmac_tx_submit(IDMAC_SDC_0, fbmem);
  561. /* mx3fb.c::sdc_fb_init() */
  562. if (ret >= 0) {
  563. reg = readl(SDC_COM_CONF);
  564. writel(reg | SDC_COM_BG_EN, SDC_COM_CONF);
  565. }
  566. /*
  567. * Attention! Without this msleep the channel keeps generating
  568. * interrupts. Next sdc_set_brightness() is going to be called
  569. * from mx3fb_blank().
  570. */
  571. udelay(2000);
  572. }
  573. /*
  574. * mx3fb_set_par() - set framebuffer parameters and change the operating mode.
  575. * @return: 0 on success or negative error code on failure.
  576. * TODO: currently only 666 and TFT as DI setup supported
  577. */
  578. static int mx3fb_set_par(void)
  579. {
  580. int ret;
  581. ret = sdc_init_panel(panel.plnSizeX, panel.plnSizeY,
  582. IPU_PIX_FMT_RGB666, IPU_PANEL_TFT);
  583. if (ret < 0)
  584. return ret;
  585. writel((mode->left_margin << 16) | mode->upper_margin, SDC_BG_POS);
  586. return 0;
  587. }
  588. static void ll_disp3_enable(void *base)
  589. {
  590. u32 reg;
  591. debug("%s(base=0x%x)\n", __func__, (u32) base);
  592. /* pcm037.c::mxc_board_init() */
  593. /* Display Interface #3 */
  594. mx31_gpio_mux(IOMUX_MODE_L(MX31_PIN_LD0, MUX_CTL_FUNC));
  595. mx31_gpio_mux(IOMUX_MODE_L(MX31_PIN_LD1, MUX_CTL_FUNC));
  596. mx31_gpio_mux(IOMUX_MODE_L(MX31_PIN_LD2, MUX_CTL_FUNC));
  597. mx31_gpio_mux(IOMUX_MODE_L(MX31_PIN_LD3, MUX_CTL_FUNC));
  598. mx31_gpio_mux(IOMUX_MODE_L(MX31_PIN_LD4, MUX_CTL_FUNC));
  599. mx31_gpio_mux(IOMUX_MODE_L(MX31_PIN_LD5, MUX_CTL_FUNC));
  600. mx31_gpio_mux(IOMUX_MODE_L(MX31_PIN_LD6, MUX_CTL_FUNC));
  601. mx31_gpio_mux(IOMUX_MODE_L(MX31_PIN_LD7, MUX_CTL_FUNC));
  602. mx31_gpio_mux(IOMUX_MODE_L(MX31_PIN_LD8, MUX_CTL_FUNC));
  603. mx31_gpio_mux(IOMUX_MODE_L(MX31_PIN_LD9, MUX_CTL_FUNC));
  604. mx31_gpio_mux(IOMUX_MODE_L(MX31_PIN_LD10, MUX_CTL_FUNC));
  605. mx31_gpio_mux(IOMUX_MODE_L(MX31_PIN_LD11, MUX_CTL_FUNC));
  606. mx31_gpio_mux(IOMUX_MODE_L(MX31_PIN_LD12, MUX_CTL_FUNC));
  607. mx31_gpio_mux(IOMUX_MODE_L(MX31_PIN_LD13, MUX_CTL_FUNC));
  608. mx31_gpio_mux(IOMUX_MODE_L(MX31_PIN_LD14, MUX_CTL_FUNC));
  609. mx31_gpio_mux(IOMUX_MODE_L(MX31_PIN_LD15, MUX_CTL_FUNC));
  610. mx31_gpio_mux(IOMUX_MODE_L(MX31_PIN_LD16, MUX_CTL_FUNC));
  611. mx31_gpio_mux(IOMUX_MODE_L(MX31_PIN_LD17, MUX_CTL_FUNC));
  612. mx31_gpio_mux(IOMUX_MODE_L(MX31_PIN_VSYNC3, MUX_CTL_FUNC));
  613. mx31_gpio_mux(IOMUX_MODE_L(MX31_PIN_HSYNC, MUX_CTL_FUNC));
  614. mx31_gpio_mux(IOMUX_MODE_L(MX31_PIN_FPSHIFT, MUX_CTL_FUNC));
  615. mx31_gpio_mux(IOMUX_MODE_L(MX31_PIN_DRDY0, MUX_CTL_FUNC));
  616. mx31_gpio_mux(IOMUX_MODE_L(MX31_PIN_D3_REV, MUX_CTL_FUNC));
  617. mx31_gpio_mux(IOMUX_MODE_L(MX31_PIN_CONTRAST, MUX_CTL_FUNC));
  618. mx31_gpio_mux(IOMUX_MODE_L(MX31_PIN_D3_SPL, MUX_CTL_FUNC));
  619. mx31_gpio_mux(IOMUX_MODE_L(MX31_PIN_D3_CLS, MUX_CTL_FUNC));
  620. /* ipu_idmac.c::ipu_probe() */
  621. /* Start the clock */
  622. __REG(CCM_CGR1) = __REG(CCM_CGR1) | (3 << 22);
  623. /* ipu_idmac.c::ipu_idmac_init() */
  624. /* Service request counter to maximum - shouldn't be needed */
  625. writel(0x00000070, IDMAC_CONF);
  626. /* ipu_idmac.c::ipu_init_channel() */
  627. /* Enable IPU sub modules */
  628. reg = readl(IPU_CONF) | IPU_CONF_SDC_EN | IPU_CONF_DI_EN;
  629. writel(reg, IPU_CONF);
  630. /* mx3fb.c::init_fb_chan() */
  631. /* set Display Interface clock period */
  632. writel(0x00100010L, DI_HSP_CLK_PER);
  633. /* Might need to trigger HSP clock change - see 44.3.3.8.5 */
  634. /* mx3fb.c::sdc_set_brightness() */
  635. /* This might be board-specific */
  636. writel(0x03000000UL | 255 << 16, SDC_PWM_CTRL);
  637. /* mx3fb.c::sdc_set_global_alpha() */
  638. /* Use global - not per-pixel - Alpha-blending */
  639. reg = readl(SDC_GW_CTRL) & 0x00FFFFFFL;
  640. writel(reg | ((uint32_t) 0xff << 24), SDC_GW_CTRL);
  641. reg = readl(SDC_COM_CONF);
  642. writel(reg | SDC_COM_GLB_A, SDC_COM_CONF);
  643. /* mx3fb.c::sdc_set_color_key() */
  644. /* Disable colour-keying for background */
  645. reg = readl(SDC_COM_CONF) &
  646. ~(SDC_COM_GWSEL | SDC_COM_KEY_COLOR_G);
  647. writel(reg, SDC_COM_CONF);
  648. mx3fb_set_par();
  649. sdc_enable_channel(base);
  650. /*
  651. * Linux driver calls sdc_set_brightness() here again,
  652. * once is enough for us
  653. */
  654. debug("%s() done\n", __func__);
  655. }
  656. /* ------------------------ public part ------------------- */
  657. ulong calc_fbsize(void)
  658. {
  659. return panel.plnSizeX * panel.plnSizeY * panel.gdfBytesPP;
  660. }
  661. /*
  662. * The current implementation is only tested for GDF_16BIT_565RGB!
  663. * It was switched from the original CONFIG_LCD setup to CONFIG_VIDEO,
  664. * because the lcd code seemed loaded with color table stuff, that
  665. * does not relate to most modern TFTs. cfb_console.c looks more
  666. * straight forward.
  667. * This is the environment setting for the original setup
  668. * "unknown=video=ctfb:x:240,y:320,depth:16,mode:0,pclk:185925,le:9,ri:17,
  669. * up:7,lo:10,hs:1,vs:1,sync:100663296,vmode:0"
  670. * "videomode=unknown"
  671. *
  672. * Settings for VBEST VGG322403 display:
  673. * "videomode=video=ctfb:x:320,y:240,depth:16,mode:0,pclk:156000,
  674. * "le:20,ri:68,up:7,lo:29,hs:30,vs:3,sync:100663296,vmode:0"
  675. *
  676. * Settings for COM57H5M10XRC display:
  677. * "videomode=video=ctfb:x:640,y:480,depth:16,mode:0,pclk:40000,
  678. * "le:120,ri:40,up:35,lo:10,hs:30,vs:3,sync:100663296,vmode:0"
  679. */
  680. void *video_hw_init(void)
  681. {
  682. char *penv;
  683. u32 memsize;
  684. unsigned long t1, hsynch, vsynch;
  685. int bits_per_pixel, i, tmp, videomode;
  686. tmp = 0;
  687. puts("Video: ");
  688. videomode = CONFIG_SYS_DEFAULT_VIDEO_MODE;
  689. /* get video mode via environment */
  690. penv = env_get("videomode");
  691. if (penv) {
  692. /* decide if it is a string */
  693. if (penv[0] <= '9') {
  694. videomode = (int)hextoul(penv, NULL);
  695. tmp = 1;
  696. }
  697. } else {
  698. tmp = 1;
  699. }
  700. if (tmp) {
  701. /* parameter are vesa modes */
  702. /* search params */
  703. for (i = 0; i < VESA_MODES_COUNT; i++) {
  704. if (vesa_modes[i].vesanr == videomode)
  705. break;
  706. }
  707. if (i == VESA_MODES_COUNT) {
  708. printf("No VESA Mode found, switching to mode 0x%x ",
  709. CONFIG_SYS_DEFAULT_VIDEO_MODE);
  710. i = 0;
  711. }
  712. mode = (struct ctfb_res_modes *)
  713. &res_mode_init[vesa_modes[i].resindex];
  714. bits_per_pixel = vesa_modes[i].bits_per_pixel;
  715. } else {
  716. mode = (struct ctfb_res_modes *) &var_mode;
  717. bits_per_pixel = video_get_params(mode, penv);
  718. }
  719. /* calculate hsynch and vsynch freq (info only) */
  720. t1 = (mode->left_margin + mode->xres +
  721. mode->right_margin + mode->hsync_len) / 8;
  722. t1 *= 8;
  723. t1 *= mode->pixclock;
  724. t1 /= 1000;
  725. hsynch = 1000000000L / t1;
  726. t1 *= (mode->upper_margin + mode->yres +
  727. mode->lower_margin + mode->vsync_len);
  728. t1 /= 1000;
  729. vsynch = 1000000000L / t1;
  730. /* fill in Graphic device struct */
  731. sprintf(panel.modeIdent, "%dx%dx%d %ldkHz %ldHz",
  732. mode->xres, mode->yres,
  733. bits_per_pixel, (hsynch / 1000), (vsynch / 1000));
  734. printf("%s\n", panel.modeIdent);
  735. panel.winSizeX = mode->xres;
  736. panel.winSizeY = mode->yres;
  737. panel.plnSizeX = mode->xres;
  738. panel.plnSizeY = mode->yres;
  739. switch (bits_per_pixel) {
  740. case 24:
  741. panel.gdfBytesPP = 4;
  742. panel.gdfIndex = GDF_32BIT_X888RGB;
  743. break;
  744. case 16:
  745. panel.gdfBytesPP = 2;
  746. panel.gdfIndex = GDF_16BIT_565RGB;
  747. break;
  748. default:
  749. panel.gdfBytesPP = 1;
  750. panel.gdfIndex = GDF__8BIT_INDEX;
  751. break;
  752. }
  753. /* set up Hardware */
  754. memsize = calc_fbsize();
  755. debug("%s() allocating %d bytes\n", __func__, memsize);
  756. /* fill in missing Graphic device struct */
  757. panel.frameAdrs = (u32) malloc(memsize);
  758. if (panel.frameAdrs == 0) {
  759. printf("%s() malloc(%d) failed\n", __func__, memsize);
  760. return 0;
  761. }
  762. panel.memSize = memsize;
  763. ll_disp3_enable((void *) panel.frameAdrs);
  764. memset((void *) panel.frameAdrs, 0, memsize);
  765. debug("%s() done, framebuffer at 0x%x, size=%d cleared\n",
  766. __func__, panel.frameAdrs, memsize);
  767. return (void *) &panel;
  768. }