stf_isp_buf_rdma.h 10 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213
  1. /**
  2. ******************************************************************************
  3. * @file stf_isp_buf_rdma.h
  4. * @author StarFive Isp Team
  5. * @version V1.0
  6. * @date 12/14/2019
  7. * @brief
  8. ******************************************************************************
  9. * @copy
  10. *
  11. * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12. * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13. * TIME. AS A RESULT, STARFIVE SHALL NOT BE HELD LIABLE FOR ANY
  14. * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15. * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16. * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17. *
  18. * Copyright (C) 2019 - 2022 StarFive Technology Co., Ltd.
  19. */
  20. #ifndef __STF_ISP_BUF_RDMA_H__
  21. #define __STF_ISP_BUF_RDMA_H__
  22. #include "registers/stf_isp_rdma.h"
  23. /* add ISP video output, dump, tiling read/write and statistical collection buffer interface registers structure */
  24. #if 0
  25. typedef struct _ST_BUF_INFO {
  26. STF_BOOL8 bEnable;
  27. STF_U32 u32YAddr;
  28. STF_U32 u32UvAddr;
  29. } ST_BUF_INFO, *PST_BUF_INFO;
  30. //=== Godspeed === Add new memory/buffer type support here.
  31. typedef struct _ST_BUFS_INFO {
  32. ST_BUF_INFO stUoBufInfo;
  33. ST_BUF_INFO stSs0BufInfo;
  34. ST_BUF_INFO stSs1BufInfo;
  35. ST_BUF_INFO stDumpBufInfo;
  36. ST_BUF_INFO stTiling_1_RdBufInfo;
  37. ST_BUF_INFO stTiling_1_WrBufInfo;
  38. ST_BUF_INFO stScDumpBufInfo;
  39. ST_BUF_INFO stYHistBufInfo;
  40. } ST_BUFS_INFO, *PST_BUFS_INFO;
  41. #endif
  42. //=== Godspeed === Add new memory/buffer type support here.
  43. typedef struct _ST_BUF_UO_REG {
  44. REG_UOAY UoYAddr; // 0x0A80, Unscaled Output Image Y Plane Start Address Register, 8-byte alignment.
  45. REG_UOAUV UoUvAddr; // 0x0A84, Unscaled Output Image UV Plane Start Address Register, 8-byte alignment.
  46. } ST_BUF_UO_REG, *PST_BUF_UO_REG;
  47. #define ST_BUF_UO_REG_SIZE (sizeof(ST_BUF_UO_REG))
  48. #define ST_BUF_UO_REG_LEN (ST_BUF_UO_REG_SIZE / sizeof(STF_U32))
  49. typedef struct _ST_BUF_SS0_REG {
  50. REG_SS0AY Ss0YAddr; // 0x0A94, SS0 Output Image Y Plane Start Address Register, 8-byte alignment.
  51. REG_SS0AUV Ss0UvAddr; // 0x0A98, SS0 Output Image UV Plane Start Address Register, 8-byte alignment.
  52. } ST_BUF_SS0_REG, *PST_BUF_SS0_REG;
  53. #define ST_BUF_SS0_REG_SIZE (sizeof(ST_BUF_SS0_REG))
  54. #define ST_BUF_SS0_REG_LEN (ST_BUF_SS0_REG_SIZE / sizeof(STF_U32))
  55. typedef struct _ST_BUF_SS1_REG {
  56. REG_SS1AY Ss1YAddr; // 0x0AAC, SS1 Output Image Y Plane Start Address Register, 8-byte alignment.
  57. REG_SS1AUV Ss1UvAddr; // 0x0AB0, SS1 Output Image UV Plane Start Address Register, 8-byte alignment.
  58. } ST_BUF_SS1_REG, *PST_BUF_SS1_REG;
  59. #define ST_BUF_SS1_REG_SIZE (sizeof(ST_BUF_SS1_REG))
  60. #define ST_BUF_SS1_REG_LEN (ST_BUF_SS1_REG_SIZE / sizeof(STF_U32))
  61. typedef struct _ST_BUF_DUMP_REG {
  62. REG_DUMP_CFG_0 DumpBufAddr; // 0x0024, base address for captured image, 128-byte alignment.
  63. } ST_BUF_DUMP_REG, *PST_BUF_DUMP_REG;
  64. #define ST_BUF_DUMP_REG_SIZE (sizeof(ST_BUF_DUMP_REG))
  65. #define ST_BUF_DUMP_REG_LEN (ST_BUF_DUMP_REG_SIZE / sizeof(STF_U32))
  66. typedef struct _ST_BUF_TIL_1_RD_REG {
  67. REG_ITIDRYSAR Til_1_ReadYAddr; // 0x0B30, TIL 1 DRAM read Y start address register, 8-byte alignment.
  68. REG_ITIDRUSAR Til_1_ReadUvAddr; // 0x0B34, TIL 1 DRAM read UV start address register, 8-byte alignment.
  69. } ST_BUF_TIL_1_RD_REG, *PST_BUF_TIL_1_RD_REG;
  70. #define ST_BUF_TIL_1_RD_REG_SIZE (sizeof(ST_BUF_TIL_1_RD_REG))
  71. #define ST_BUF_TIL_1_RD_REG_LEN (ST_BUF_TIL_1_RD_REG_SIZE / sizeof(STF_U32))
  72. typedef struct _ST_BUF_TIL_1_WR_REG {
  73. REG_ITIDWYSAR Til_1_WriteYAddr; // 0x0B28, TIL 1 DRAM write Y start address register, 8-byte alignment.
  74. REG_ITIDWUSAR Til_1_WriteUvAddr;// 0x0B2C, TIL 1 DRAM write UV start address register, 8-byte alignment.
  75. } ST_BUF_TIL_1_WR_REG, *PST_BUF_TIL_1_WR_REG;
  76. #define ST_BUF_TIL_1_WR_REG_SIZE (sizeof(ST_BUF_TIL_1_WR_REG))
  77. #define ST_BUF_TIL_1_WR_REG_LEN (ST_BUF_TIL_1_WR_REG_SIZE / sizeof(STF_U32))
  78. typedef struct _ST_BUF_SC_DUMP_REG {
  79. REG_SCD_CFG_0 ScDumpBufAddr; // 0x0098, SC dumping base address.
  80. } ST_BUF_SC_DUMP_REG, *PST_BUF_SC_DUMP_REG;
  81. #define ST_BUF_SC_DUMP_REG_SIZE (sizeof(ST_BUF_SC_DUMP_REG))
  82. #define ST_BUF_SC_DUMP_REG_LEN (ST_BUF_SC_DUMP_REG_SIZE / sizeof(STF_U32))
  83. typedef struct _ST_BUF_YHIST_REG {
  84. REG_YHIST_CFG_4 YHistBufAddr; // 0x0CD8, Y Histogram dumping base address.
  85. } ST_BUF_YHIST_REG, *PST_BUF_YHIST_REG;
  86. #define ST_BUF_YHIST_REG_SIZE (sizeof(ST_BUF_YHIST_REG))
  87. #define ST_BUF_YHIST_REG_LEN (ST_BUF_YHIST_REG_SIZE / sizeof(STF_U32))
  88. typedef struct _ST_BUF_REG {
  89. REG_UOAY UoYAddr; // 0x0A80, Unscaled Output Image Y Plane Start Address Register, 8-byte alignment.
  90. REG_UOAUV UoUvAddr; // 0x0A84, Unscaled Output Image UV Plane Start Address Register, 8-byte alignment.
  91. REG_SS0AY Ss0YAddr; // 0x0A94, SS0 Output Image Y Plane Start Address Register, 8-byte alignment.
  92. REG_SS0AUV Ss0UvAddr; // 0x0A98, SS0 Output Image UV Plane Start Address Register, 8-byte alignment.
  93. REG_SS1AY Ss1YAddr; // 0x0AAC, SS1 Output Image Y Plane Start Address Register, 8-byte alignment.
  94. REG_SS1AUV Ss1UvAddr; // 0x0AB0, SS1 Output Image UV Plane Start Address Register, 8-byte alignment.
  95. REG_DUMP_CFG_0 DumpBufAddr; // 0x0024, base address for captured image, 128-byte alignment.
  96. REG_ITIDRYSAR Til_1_ReadYAddr; // 0x0B30, TIL 1 DRAM read Y start address register, 8-byte alignment.
  97. REG_ITIDRUSAR Til_1_ReadUvAddr; // 0x0B34, TIL 1 DRAM read UV start address register, 8-byte alignment.
  98. REG_ITIDWYSAR Til_1_WriteYAddr; // 0x0B28, TIL 1 DRAM write Y start address register, 8-byte alignment.
  99. REG_ITIDWUSAR Til_1_WriteUvAddr;// 0x0B2C, TIL 1 DRAM write UV start address register, 8-byte alignment.
  100. REG_SCD_CFG_0 ScDumpBufAddr; // 0x0098, SC dumping base address.
  101. REG_YHIST_CFG_4 YHistBufAddr; // 0x0CD8, Y Histogram dumping base address.
  102. } ST_BUF_REG, *PST_BUF_REG;
  103. #define ST_BUF_REG_SIZE (sizeof(ST_BUF_REG))
  104. #define ST_BUF_REG_LEN (ST_BUF_REG_SIZE / sizeof(STF_U32))
  105. #pragma pack(push, 8)
  106. typedef struct _ST_BUF_RDMA {
  107. #if defined(SUPPORT_RDMA_FEATURE)
  108. ST_RDMA_CMD stRdmaStartCmd __attribute__ ((aligned (8)));
  109. #endif //SUPPORT_RDMA_FEATURE
  110. ST_BUF_UO_REG stBufUoReg __attribute__ ((aligned (8)));
  111. #if defined(SUPPORT_RDMA_FEATURE)
  112. ST_RDMA_CMD stRdmaBufSs0Cmd __attribute__ ((aligned (8)));
  113. #endif //SUPPORT_RDMA_FEATURE
  114. ST_BUF_SS0_REG stBufSs0Reg __attribute__ ((aligned (8)));
  115. #if defined(SUPPORT_RDMA_FEATURE)
  116. ST_RDMA_CMD stRdmaBufSs1Cmd __attribute__ ((aligned (8)));
  117. #endif //SUPPORT_RDMA_FEATURE
  118. ST_BUF_SS1_REG stBufSs1Reg __attribute__ ((aligned (8)));
  119. #if defined(SUPPORT_DUMP_MODULE)
  120. #if defined(SUPPORT_RDMA_FEATURE)
  121. ST_RDMA_CMD stRdmaBufDumpCmd __attribute__ ((aligned (8)));
  122. #endif //SUPPORT_RDMA_FEATURE
  123. ST_BUF_DUMP_REG stBufDumpReg __attribute__ ((aligned (8)));
  124. #endif //#if defined(SUPPORT_DUMP_MODULE)
  125. #if defined(SUPPORT_RDMA_FEATURE)
  126. ST_RDMA_CMD stRdmaBufTil_1_RdCmd __attribute__ ((aligned (8)));
  127. #endif //SUPPORT_RDMA_FEATURE
  128. ST_BUF_TIL_1_RD_REG stBufTil_1_RdReg __attribute__ ((aligned (8)));
  129. #if defined(SUPPORT_RDMA_FEATURE)
  130. ST_RDMA_CMD stRdmaBufTil_1_WrCmd __attribute__ ((aligned (8)));
  131. #endif //SUPPORT_RDMA_FEATURE
  132. ST_BUF_TIL_1_WR_REG stBufTil_1_WrReg __attribute__ ((aligned (8)));
  133. #if defined(SUPPORT_RDMA_FEATURE)
  134. ST_RDMA_CMD stRdmaBufScDumpCmd __attribute__ ((aligned (8)));
  135. #endif //SUPPORT_RDMA_FEATURE
  136. ST_BUF_SC_DUMP_REG stBufScDumpReg __attribute__ ((aligned (8)));
  137. #if defined(SUPPORT_RDMA_FEATURE)
  138. ST_RDMA_CMD stRdmaBufYHistCmd __attribute__ ((aligned (8)));
  139. #endif //SUPPORT_RDMA_FEATURE
  140. ST_BUF_YHIST_REG stBufYHistReg __attribute__ ((aligned (8)));
  141. #if defined(SUPPORT_RDMA_FEATURE)
  142. ST_RDMA_CMD stRdmaEndCmd __attribute__ ((aligned (8)));
  143. #endif //SUPPORT_RDMA_FEATURE
  144. } ST_BUF_RDMA, *PST_BUF_RDMA;
  145. #define ST_BUF_RDMA_SIZE (sizeof(ST_BUF_RDMA))
  146. #define ST_BUF_RDMA_LEN (ST_BUF_RDMA_SIZE / (sizeof(STF_U32) * 2))
  147. #define ST_BUF_UO_RDMA_SIZE (sizeof(ST_RDMA_CMD) + (((sizeof(ST_BUF_UO_REG) + 7) / 8) * 8))
  148. #define ST_BUF_UO_RDMA_LEN (ST_BUF_UO_RDMA_SIZE / (sizeof(STF_U32) * 2))
  149. #define ST_BUF_SS0_RDMA_SIZE (sizeof(ST_RDMA_CMD) + (((sizeof(ST_BUF_SS0_REG) + 7) / 8) * 8))
  150. #define ST_BUF_SS0_RDMA_LEN (ST_BUF_SS0_RDMA_SIZE / (sizeof(STF_U32) * 2))
  151. #define ST_BUF_SS1_RDMA_SIZE (sizeof(ST_RDMA_CMD) + (((sizeof(ST_BUF_SS1_REG) + 7) / 8) * 8))
  152. #define ST_BUF_SS1_RDMA_LEN (ST_BUF_SS1_RDMA_SIZE / (sizeof(STF_U32) * 2))
  153. #define ST_BUF_DUMP_RDMA_SIZE (sizeof(ST_RDMA_CMD) + (((sizeof(ST_BUF_DUMP_REG) + 7) / 8) * 8))
  154. #define ST_BUF_DUMP_RDMA_LEN (ST_BUF_DUMP_RDMA_SIZE / (sizeof(STF_U32) * 2))
  155. #define ST_BUF_TIL_1_RD_RDMA_SIZE (sizeof(ST_RDMA_CMD) + (((sizeof(ST_BUF_TIL_1_RD_REG) + 7) / 8) * 8))
  156. #define ST_BUF_TIL_1_RD_RDMA_LEN (ST_BUF_TIL_1_RD_RDMA_SIZE / (sizeof(STF_U32) * 2))
  157. #define ST_BUF_TIL_1_WR_RDMA_SIZE (sizeof(ST_RDMA_CMD) + (((sizeof(ST_BUF_TIL_1_WR_REG) + 7) / 8) * 8))
  158. #define ST_BUF_TIL_1_WR_RDMA_LEN (ST_BUF_TIL_1_WR_RDMA_SIZE / (sizeof(STF_U32) * 2))
  159. #define ST_BUF_SC_DUMP_RDMA_SIZE (sizeof(ST_RDMA_CMD) + (((sizeof(ST_BUF_SC_DUMP_REG) + 7) / 8) * 8))
  160. #define ST_BUF_SC_DUMP_RDMA_LEN (ST_BUF_SC_DUMP_RDMA_SIZE / (sizeof(STF_U32) * 2))
  161. #define ST_BUF_YHIST_RDMA_SIZE (sizeof(ST_RDMA_CMD) + (((sizeof(ST_BUF_YHIST_REG) + 7) / 8) * 8))
  162. #define ST_BUF_YHIST_RDMA_LEN (ST_BUF_YHIST_RDMA_SIZE / (sizeof(STF_U32) * 2))
  163. typedef struct _ST_ISP_BUF_RDMA {
  164. STF_U8 u8IspIdx;
  165. ST_BUF_RDMA stBufRdma __attribute__ ((aligned (8)));
  166. } ST_ISP_BUF_RDMA, *PST_ISP_BUF_RDMA;
  167. #pragma pack(pop)
  168. ///* ISP video output, dump, tiling read/write and statistical collection buffer interface registers interface */
  169. ////-----------------------------------------------------------------------------
  170. //extern
  171. //STF_VOID STFHAL_ISP_BUF_SetReg(
  172. // STF_U8 u8IspIdx,
  173. // ST_ISP_BUF_RDMA *pstIspBufRdma
  174. // );
  175. ////-----------------------------------------------------------------------------
  176. //
  177. //
  178. #endif //__STF_ISP_BUF_RDMA_H__