starfive_visionfive2.dts 2.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147
  1. // SPDX-License-Identifier: GPL-2.0 OR MIT
  2. /*
  3. * Copyright (C) 2022 StarFive Technology Co., Ltd.
  4. */
  5. /dts-v1/;
  6. #include "jh7110.dtsi"
  7. / {
  8. #address-cells = <2>;
  9. #size-cells = <2>;
  10. model = "StarFive VisionFive V2";
  11. compatible = "starfive,jh7110";
  12. aliases {
  13. spi0="/soc/spi@13010000";
  14. gpio0="/soc/gpio@13040000";
  15. ethernet0=&gmac0;
  16. ethernet1=&gmac1;
  17. mmc0=&sdio0;
  18. mmc1=&sdio1;
  19. i2c0 = &i2c5;
  20. };
  21. chosen {
  22. stdout-path = "/soc/serial@10000000:115200";
  23. };
  24. memory@80000000 {
  25. device_type = "memory";
  26. reg = <0x0 0x40000000 0x1 0x0>;
  27. };
  28. soc {
  29. };
  30. };
  31. &cpu0 {
  32. status = "okay";
  33. };
  34. &clkgen {
  35. clocks = <&osc>, <&gmac1_rmii_refin>,
  36. <&stg_apb>, <&gmac0_rmii_refin>;
  37. clock-names = "osc", "gmac1_rmii_refin",
  38. "stg_apb", "gmac0_rmii_refin";
  39. };
  40. &sdio0 {
  41. fifo-depth = <32>;
  42. bus-width = <8>;
  43. status = "okay";
  44. };
  45. &sdio1 {
  46. fifo-depth = <32>;
  47. bus-width = <4>;
  48. status = "okay";
  49. };
  50. &gmac0 {
  51. status = "okay";
  52. #address-cells = <1>;
  53. #size-cells = <0>;
  54. phy0: ethernet-phy@0 {
  55. rxc_dly_en = <1>;
  56. tx_delay_sel_fe = <5>;
  57. tx_delay_sel = <0xa>;
  58. tx_inverted_10 = <0x1>;
  59. tx_inverted_100 = <0x1>;
  60. tx_inverted_1000 = <0x1>;
  61. };
  62. };
  63. &gmac1 {
  64. status = "okay";
  65. #address-cells = <1>;
  66. #size-cells = <0>;
  67. phy1: ethernet-phy@1 {
  68. tx_delay_sel_fe = <5>;
  69. tx_delay_sel = <0>;
  70. rxc_dly_en = <0>;
  71. tx_inverted_10 = <0x1>;
  72. tx_inverted_100 = <0x1>;
  73. tx_inverted_1000 = <0x0>;
  74. };
  75. };
  76. &gpio {
  77. compatible = "starfive,jh7110-gpio";
  78. gpio-controller;
  79. };
  80. &uart0 {
  81. reg-offset = <0>;
  82. current-speed = <115200>;
  83. status = "okay";
  84. };
  85. &i2c5 {
  86. clock-frequency = <100000>;
  87. i2c-sda-hold-time-ns = <300>;
  88. i2c-sda-falling-time-ns = <3000>;
  89. i2c-scl-falling-time-ns = <3000>;
  90. auto_calc_scl_lhcnt;
  91. status = "okay";
  92. eeprom@50 {
  93. compatible = "atmel,24c04";
  94. reg = <0x50>;
  95. pagesize = <16>;
  96. };
  97. pmic: axp15060_reg@36 {
  98. compatible = "stf,axp15060-regulator";
  99. reg = <0x36>;
  100. };
  101. };
  102. &gpioa {
  103. status = "disabled";
  104. };
  105. &usbdrd30 {
  106. status = "okay";
  107. };
  108. &usbdrd_cdns3 {
  109. dr_mode = "host";
  110. };
  111. &timer {
  112. status = "disabled";
  113. };
  114. &wdog {
  115. status = "disabled";
  116. };
  117. &clkvout {
  118. status = "disabled";
  119. };
  120. &pdm {
  121. status = "disabled";
  122. };