README 2.5 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364
  1. Overview
  2. --------
  3. P1_P2_RDB_PC represents a set of boards including
  4. P1020MSBG-PC
  5. P1020RDB-PC
  6. P1020RDB-PD
  7. P1021RDB-PC
  8. P1024RDB
  9. P2020RDB-PC
  10. They have similar design of P1020RDB but have DDR3 instead of DDR2. P2020RDB-PC
  11. has 64-bit DDR. All others have 32-bit DDR.
  12. Key features on these boards include:
  13. * DDR3
  14. * NOR flash
  15. * NAND flash (on RDB's only)
  16. * SPI flash (on RDB's only)
  17. * SDHC/MMC card slot
  18. * VSC7385 Ethernet switch (on P1020MBG, P1020RDB, & P1021RDB)
  19. * PCIE slot and mini-PCIE slots
  20. As these boards use soldered DDR chips not regular DIMMs, an on-board EEPROM
  21. is used to store SPD data. In case of absent or corrupted SPD, falling back
  22. to timing data embedded in the source code will be used. Raw timing data is
  23. extracted from DDR chip datasheet. Different speeds of DDR are supported with
  24. this approach. ODT option is forced to fit this set of boards, again because
  25. they don't have regular DIMMs.
  26. CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS is defined as 5ms to meet specification
  27. for writing timing.
  28. VSC firmware Address is defined by default in config file for eTSEC1.
  29. SD width is based off DIP switch. DIP switch is detected on the
  30. board by reading i2c bus and setting the appropriate mux values.
  31. Some boards have QE module in the silicon (P1021 and P1025). QE and eLBC have
  32. pins multiplexing. QE function needs to be disabled to access Nor Flash and
  33. CPLD. QE-UEC and QE-UART can be enabled for linux kernel by setting "qe"
  34. in hwconfig. In addition, QE-UEC and QE-TDM also have pins multiplexing, to
  35. enable QE-TDM for linux kernel, set "qe;tdm" in hwconfig. Syntax is as below
  36. 'setenv hwconfig qe' to enable QE UEC/UART and disable Nor-Flash/CPLD.
  37. 'setenv hwconfig 'qe;tdm'' to enalbe QE TDM and disable Nor-Flash/CPLD.
  38. Device tree support and how to enable it for different configs
  39. --------------------------------------------------------------
  40. Device tree support is available for p1020rdb and p2020rdb for below mentioned boot,
  41. 1. NOR Boot
  42. 2. NAND Boot
  43. 3. SD Boot
  44. 4. SPIFLASH Boot
  45. To enable device tree support for other boot, below configs need to be
  46. enabled in relative defconfig file,
  47. 1. CONFIG_DEFAULT_DEVICE_TREE="p1020rdb" (Change default device tree name if required)
  48. 2. CONFIG_OF_CONTROL
  49. 3. CONFIG_MPC85XX_HAVE_RESET_VECTOR if reset vector is located at
  50. CONFIG_RESET_VECTOR_ADDRESS - 0xffc
  51. If device tree support is enabled in defconfig,
  52. 1. use 'u-boot-with-dtb.bin' for NOR boot.
  53. 2. use 'u-boot-with-spl.bin' for other boot.