imx8qm_mek.c 2.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright 2018 NXP
  4. */
  5. #include <common.h>
  6. #include <cpu_func.h>
  7. #include <env.h>
  8. #include <errno.h>
  9. #include <init.h>
  10. #include <linux/libfdt.h>
  11. #include <fdt_support.h>
  12. #include <asm/io.h>
  13. #include <asm/gpio.h>
  14. #include <asm/arch/clock.h>
  15. #include <asm/arch/sci/sci.h>
  16. #include <asm/arch/imx8-pins.h>
  17. #include <asm/arch/iomux.h>
  18. #include <asm/arch/sys_proto.h>
  19. DECLARE_GLOBAL_DATA_PTR;
  20. #define UART_PAD_CTRL ((SC_PAD_CONFIG_OUT_IN << PADRING_CONFIG_SHIFT) | \
  21. (SC_PAD_ISO_OFF << PADRING_LPCONFIG_SHIFT) | \
  22. (SC_PAD_28FDSOI_DSE_DV_HIGH << PADRING_DSE_SHIFT) | \
  23. (SC_PAD_28FDSOI_PS_PU << PADRING_PULL_SHIFT))
  24. static iomux_cfg_t uart0_pads[] = {
  25. SC_P_UART0_RX | MUX_PAD_CTRL(UART_PAD_CTRL),
  26. SC_P_UART0_TX | MUX_PAD_CTRL(UART_PAD_CTRL),
  27. };
  28. static void setup_iomux_uart(void)
  29. {
  30. imx8_iomux_setup_multiple_pads(uart0_pads, ARRAY_SIZE(uart0_pads));
  31. }
  32. int board_early_init_f(void)
  33. {
  34. sc_pm_clock_rate_t rate = SC_80MHZ;
  35. int ret;
  36. /* Set UART0 clock root to 80 MHz */
  37. ret = sc_pm_setup_uart(SC_R_UART_0, rate);
  38. if (ret)
  39. return ret;
  40. setup_iomux_uart();
  41. sc_pm_set_resource_power_mode(-1, SC_R_GPIO_5, SC_PM_PW_MODE_ON);
  42. return 0;
  43. }
  44. #if CONFIG_IS_ENABLED(DM_GPIO)
  45. static void board_gpio_init(void)
  46. {
  47. /* TODO */
  48. }
  49. #else
  50. static inline void board_gpio_init(void) {}
  51. #endif
  52. #if IS_ENABLED(CONFIG_FEC_MXC)
  53. #include <miiphy.h>
  54. int board_phy_config(struct phy_device *phydev)
  55. {
  56. phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x1f);
  57. phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, 0x8);
  58. phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x00);
  59. phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, 0x82ee);
  60. phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x05);
  61. phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, 0x100);
  62. if (phydev->drv->config)
  63. phydev->drv->config(phydev);
  64. return 0;
  65. }
  66. #endif
  67. int checkboard(void)
  68. {
  69. puts("Board: iMX8QM MEK\n");
  70. build_info();
  71. print_bootinfo();
  72. return 0;
  73. }
  74. int board_init(void)
  75. {
  76. /* Power up base board */
  77. sc_pm_set_resource_power_mode(-1, SC_R_BOARD_R1, SC_PM_PW_MODE_ON);
  78. board_gpio_init();
  79. return 0;
  80. }
  81. /*
  82. * Board specific reset that is system reset.
  83. */
  84. void reset_cpu(ulong addr)
  85. {
  86. /* TODO */
  87. }
  88. #ifdef CONFIG_OF_BOARD_SETUP
  89. int ft_board_setup(void *blob, struct bd_info *bd)
  90. {
  91. return 0;
  92. }
  93. #endif
  94. int board_mmc_get_env_dev(int devno)
  95. {
  96. return devno;
  97. }
  98. int board_late_init(void)
  99. {
  100. char *fdt_file;
  101. bool m4_booted;
  102. #ifdef CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
  103. env_set("board_name", "MEK");
  104. env_set("board_rev", "iMX8QM");
  105. #endif
  106. fdt_file = env_get("fdt_file");
  107. m4_booted = m4_parts_booted();
  108. if (fdt_file && !strcmp(fdt_file, "undefined")) {
  109. if (m4_booted)
  110. env_set("fdt_file", "imx8qm-mek-rpmsg.dtb");
  111. else
  112. env_set("fdt_file", "imx8qm-mek.dtb");
  113. }
  114. return 0;
  115. }