imx8qxp_mek.c 2.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright 2018 NXP
  4. */
  5. #include <common.h>
  6. #include <cpu_func.h>
  7. #include <env.h>
  8. #include <errno.h>
  9. #include <init.h>
  10. #include <linux/libfdt.h>
  11. #include <fsl_esdhc_imx.h>
  12. #include <asm/io.h>
  13. #include <asm/gpio.h>
  14. #include <asm/arch/clock.h>
  15. #include <asm/arch/sci/sci.h>
  16. #include <asm/arch/imx8-pins.h>
  17. #include <asm/arch/iomux.h>
  18. #include <asm/arch/sys_proto.h>
  19. DECLARE_GLOBAL_DATA_PTR;
  20. #define GPIO_PAD_CTRL ((SC_PAD_CONFIG_NORMAL << PADRING_CONFIG_SHIFT) | \
  21. (SC_PAD_ISO_OFF << PADRING_LPCONFIG_SHIFT) | \
  22. (SC_PAD_28FDSOI_DSE_DV_HIGH << PADRING_DSE_SHIFT) | \
  23. (SC_PAD_28FDSOI_PS_PU << PADRING_PULL_SHIFT))
  24. #define UART_PAD_CTRL ((SC_PAD_CONFIG_OUT_IN << PADRING_CONFIG_SHIFT) | \
  25. (SC_PAD_ISO_OFF << PADRING_LPCONFIG_SHIFT) | \
  26. (SC_PAD_28FDSOI_DSE_DV_HIGH << PADRING_DSE_SHIFT) | \
  27. (SC_PAD_28FDSOI_PS_PU << PADRING_PULL_SHIFT))
  28. static iomux_cfg_t uart0_pads[] = {
  29. SC_P_UART0_RX | MUX_PAD_CTRL(UART_PAD_CTRL),
  30. SC_P_UART0_TX | MUX_PAD_CTRL(UART_PAD_CTRL),
  31. };
  32. static void setup_iomux_uart(void)
  33. {
  34. imx8_iomux_setup_multiple_pads(uart0_pads, ARRAY_SIZE(uart0_pads));
  35. }
  36. int board_early_init_f(void)
  37. {
  38. sc_pm_clock_rate_t rate = SC_80MHZ;
  39. int ret;
  40. /* Set UART0 clock root to 80 MHz */
  41. ret = sc_pm_setup_uart(SC_R_UART_0, rate);
  42. if (ret)
  43. return ret;
  44. setup_iomux_uart();
  45. return 0;
  46. }
  47. #if CONFIG_IS_ENABLED(DM_GPIO)
  48. static void board_gpio_init(void)
  49. {
  50. struct gpio_desc desc;
  51. int ret;
  52. ret = dm_gpio_lookup_name("gpio@1a_3", &desc);
  53. if (ret)
  54. return;
  55. ret = dm_gpio_request(&desc, "bb_per_rst_b");
  56. if (ret)
  57. return;
  58. dm_gpio_set_dir_flags(&desc, GPIOD_IS_OUT);
  59. dm_gpio_set_value(&desc, 0);
  60. udelay(50);
  61. dm_gpio_set_value(&desc, 1);
  62. }
  63. #else
  64. static inline void board_gpio_init(void) {}
  65. #endif
  66. #if IS_ENABLED(CONFIG_FEC_MXC)
  67. #include <miiphy.h>
  68. int board_phy_config(struct phy_device *phydev)
  69. {
  70. phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x1f);
  71. phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, 0x8);
  72. phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x05);
  73. phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, 0x100);
  74. if (phydev->drv->config)
  75. phydev->drv->config(phydev);
  76. return 0;
  77. }
  78. #endif
  79. int checkboard(void)
  80. {
  81. puts("Board: iMX8QXP MEK\n");
  82. build_info();
  83. print_bootinfo();
  84. return 0;
  85. }
  86. int board_init(void)
  87. {
  88. board_gpio_init();
  89. return 0;
  90. }
  91. void detail_board_ddr_info(void)
  92. {
  93. puts("\nDDR ");
  94. }
  95. /*
  96. * Board specific reset that is system reset.
  97. */
  98. void reset_cpu(ulong addr)
  99. {
  100. /* TODO */
  101. }
  102. #ifdef CONFIG_OF_BOARD_SETUP
  103. int ft_board_setup(void *blob, bd_t *bd)
  104. {
  105. return 0;
  106. }
  107. #endif
  108. int board_mmc_get_env_dev(int devno)
  109. {
  110. return devno;
  111. }
  112. int board_late_init(void)
  113. {
  114. #ifdef CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
  115. env_set("board_name", "MEK");
  116. env_set("board_rev", "iMX8QXP");
  117. #endif
  118. return 0;
  119. }