|
@@ -659,6 +659,7 @@ config ARCH_P1010
|
|
|
select SYS_FSL_ERRATUM_A004477
|
|
|
select SYS_FSL_ERRATUM_A004508
|
|
|
select SYS_FSL_ERRATUM_A005125
|
|
|
+ select SYS_FSL_ERRATUM_A005275
|
|
|
select SYS_FSL_ERRATUM_A006261
|
|
|
select SYS_FSL_ERRATUM_A007075
|
|
|
select SYS_FSL_ERRATUM_ESDHC111
|
|
@@ -821,6 +822,7 @@ config ARCH_P2041
|
|
|
select FSL_LAW
|
|
|
select SYS_FSL_ERRATUM_A004510
|
|
|
select SYS_FSL_ERRATUM_A004849
|
|
|
+ select SYS_FSL_ERRATUM_A005275
|
|
|
select SYS_FSL_ERRATUM_A006261
|
|
|
select SYS_FSL_ERRATUM_CPU_A003999
|
|
|
select SYS_FSL_ERRATUM_DDR_A003
|
|
@@ -845,6 +847,7 @@ config ARCH_P3041
|
|
|
select SYS_FSL_DDR_VER_44
|
|
|
select SYS_FSL_ERRATUM_A004510
|
|
|
select SYS_FSL_ERRATUM_A004849
|
|
|
+ select SYS_FSL_ERRATUM_A005275
|
|
|
select SYS_FSL_ERRATUM_A005812
|
|
|
select SYS_FSL_ERRATUM_A006261
|
|
|
select SYS_FSL_ERRATUM_CPU_A003999
|
|
@@ -910,6 +913,7 @@ config ARCH_P5020
|
|
|
select FSL_LAW
|
|
|
select SYS_FSL_DDR_VER_44
|
|
|
select SYS_FSL_ERRATUM_A004510
|
|
|
+ select SYS_FSL_ERRATUM_A005275
|
|
|
select SYS_FSL_ERRATUM_A006261
|
|
|
select SYS_FSL_ERRATUM_DDR_A003
|
|
|
select SYS_FSL_ERRATUM_DDR_A003474
|
|
@@ -935,6 +939,7 @@ config ARCH_P5040
|
|
|
select SYS_FSL_DDR_VER_44
|
|
|
select SYS_FSL_ERRATUM_A004510
|
|
|
select SYS_FSL_ERRATUM_A004699
|
|
|
+ select SYS_FSL_ERRATUM_A005275
|
|
|
select SYS_FSL_ERRATUM_A005812
|
|
|
select SYS_FSL_ERRATUM_A006261
|
|
|
select SYS_FSL_ERRATUM_DDR_A003
|
|
@@ -1303,6 +1308,9 @@ config SYS_FSL_ERRATUM_A005812
|
|
|
config SYS_FSL_ERRATUM_A005871
|
|
|
bool
|
|
|
|
|
|
+config SYS_FSL_ERRATUM_A005275
|
|
|
+ bool
|
|
|
+
|
|
|
config SYS_FSL_ERRATUM_A006261
|
|
|
bool
|
|
|
|