|
@@ -13,7 +13,6 @@
|
|
#define CONFIG_ARC700
|
|
#define CONFIG_ARC700
|
|
#define CONFIG_ARC_MMU_VER 3
|
|
#define CONFIG_ARC_MMU_VER 3
|
|
#define CONFIG_SYS_CACHELINE_SIZE 32
|
|
#define CONFIG_SYS_CACHELINE_SIZE 32
|
|
-#define CONFIG_SYS_CLK_FREQ 750000000
|
|
|
|
#define CONFIG_SYS_TIMER_RATE CONFIG_SYS_CLK_FREQ
|
|
#define CONFIG_SYS_TIMER_RATE CONFIG_SYS_CLK_FREQ
|
|
|
|
|
|
/* NAND controller DMA doesn't work correctly with D$ enabled */
|
|
/* NAND controller DMA doesn't work correctly with D$ enabled */
|