|
@@ -269,4 +269,44 @@
|
|
|
ti,cpts-periodic-outputs = <2>;
|
|
|
};
|
|
|
};
|
|
|
+
|
|
|
+ mcu_r5fss0: r5fss@41000000 {
|
|
|
+ compatible = "ti,j7200-r5fss";
|
|
|
+ lockstep-mode = <1>;
|
|
|
+ #address-cells = <1>;
|
|
|
+ #size-cells = <1>;
|
|
|
+ ranges = <0x41000000 0x00 0x41000000 0x20000>,
|
|
|
+ <0x41400000 0x00 0x41400000 0x20000>;
|
|
|
+ power-domains = <&k3_pds 249 TI_SCI_PD_EXCLUSIVE>;
|
|
|
+
|
|
|
+ mcu_r5fss0_core0: r5f@41000000 {
|
|
|
+ compatible = "ti,j7200-r5f";
|
|
|
+ reg = <0x41000000 0x00010000>,
|
|
|
+ <0x41010000 0x00010000>;
|
|
|
+ reg-names = "atcm", "btcm";
|
|
|
+ ti,sci = <&dmsc>;
|
|
|
+ ti,sci-dev-id = <250>;
|
|
|
+ ti,sci-proc-ids = <0x01 0xff>;
|
|
|
+ resets = <&k3_reset 250 1>;
|
|
|
+ firmware-name = "j7200-mcu-r5f0_0-fw";
|
|
|
+ atcm-enable = <1>;
|
|
|
+ btcm-enable = <1>;
|
|
|
+ loczrama = <1>;
|
|
|
+ };
|
|
|
+
|
|
|
+ mcu_r5fss0_core1: r5f@41400000 {
|
|
|
+ compatible = "ti,j7200-r5f";
|
|
|
+ reg = <0x41400000 0x00008000>,
|
|
|
+ <0x41410000 0x00008000>;
|
|
|
+ reg-names = "atcm", "btcm";
|
|
|
+ ti,sci = <&dmsc>;
|
|
|
+ ti,sci-dev-id = <251>;
|
|
|
+ ti,sci-proc-ids = <0x02 0xff>;
|
|
|
+ resets = <&k3_reset 251 1>;
|
|
|
+ firmware-name = "j7200-mcu-r5f0_1-fw";
|
|
|
+ atcm-enable = <1>;
|
|
|
+ btcm-enable = <1>;
|
|
|
+ loczrama = <1>;
|
|
|
+ };
|
|
|
+ };
|
|
|
};
|