0002-arm-dts-owl-s500-add-RoseapplePi.patch 2.2 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889
  1. From: Cristian Ciocaltea <cristian.ciocaltea@gmail.com>
  2. Subject: [PATCH 4/4] arm: dts: owl-s500: Add RoseapplePi
  3. To: Rob Herring <robh+dt@kernel.org>,
  4. Andreas Färber <afaerber@suse.de>,
  5. Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
  6. Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
  7. linux-arm-kernel@lists.infradead.org
  8. Date: Mon, 15 Jun 2020 03:19:11 +0300 (10 weeks, 3 days, 20 hours ago)
  9. X-Mailer: git-send-email 2.27.0
  10. Add a Device Tree for the RoseapplePi SBC.
  11. Signed-off-by: Cristian Ciocaltea <cristian.ciocaltea@gmail.com>
  12. Signed-off-by: Peter Korsgaard <peter@korsgaard.com>
  13. ---
  14. arch/arm/boot/dts/Makefile | 1 +
  15. arch/arm/boot/dts/owl-s500-roseapplepi.dts | 47 ++++++++++++++++++++++
  16. 2 files changed, 48 insertions(+)
  17. create mode 100644 arch/arm/boot/dts/owl-s500-roseapplepi.dts
  18. diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile
  19. index e8dd99201397..d0712e7275da 100644
  20. --- a/arch/arm/boot/dts/Makefile
  21. +++ b/arch/arm/boot/dts/Makefile
  22. @@ -856,6 +856,7 @@ dtb-$(CONFIG_ARCH_ORION5X) += \
  23. dtb-$(CONFIG_ARCH_ACTIONS) += \
  24. owl-s500-cubieboard6.dtb \
  25. owl-s500-guitar-bb-rev-b.dtb \
  26. + owl-s500-roseapplepi.dtb \
  27. owl-s500-sparky.dtb
  28. dtb-$(CONFIG_ARCH_PRIMA2) += \
  29. prima2-evb.dtb
  30. diff --git a/arch/arm/boot/dts/owl-s500-roseapplepi.dts b/arch/arm/boot/dts/owl-s500-roseapplepi.dts
  31. new file mode 100644
  32. index 000000000000..c61fbaa3821e
  33. --- /dev/null
  34. +++ b/arch/arm/boot/dts/owl-s500-roseapplepi.dts
  35. @@ -0,0 +1,47 @@
  36. +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
  37. +/*
  38. + * Roseapple Pi
  39. + *
  40. + * Copyright (c) 2020 Cristian Ciocaltea <cristian.ciocaltea@gmail.com>
  41. + */
  42. +
  43. +/dts-v1/;
  44. +
  45. +#include "owl-s500.dtsi"
  46. +
  47. +/ {
  48. + compatible = "roseapplepi,roseapplepi", "actions,s500";
  49. + model = "Roseapple Pi";
  50. +
  51. + aliases {
  52. + serial2 = &uart2;
  53. + };
  54. +
  55. + chosen {
  56. + stdout-path = "serial2:115200n8";
  57. + };
  58. +
  59. + memory@0 {
  60. + device_type = "memory";
  61. + reg = <0x0 0x80000000>; /* 2GB */
  62. + };
  63. +
  64. + uart2_clk: uart2-clk {
  65. + compatible = "fixed-clock";
  66. + clock-frequency = <921600>;
  67. + #clock-cells = <0>;
  68. + };
  69. +};
  70. +
  71. +&twd_timer {
  72. + status = "okay";
  73. +};
  74. +
  75. +&timer {
  76. + clocks = <&hosc>;
  77. +};
  78. +
  79. +&uart2 {
  80. + status = "okay";
  81. + clocks = <&uart2_clk>;
  82. +};
  83. --
  84. 2.27.0