Config.in.arm 23 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765
  1. # arm cpu features
  2. config BR2_ARM_CPU_HAS_NEON
  3. bool
  4. # for some cores, NEON support is optional
  5. config BR2_ARM_CPU_MAYBE_HAS_NEON
  6. bool
  7. # for some cores, VFPv2 is optional
  8. config BR2_ARM_CPU_MAYBE_HAS_VFPV2
  9. bool
  10. config BR2_ARM_CPU_HAS_VFPV2
  11. bool
  12. # for some cores, VFPv3 is optional
  13. config BR2_ARM_CPU_MAYBE_HAS_VFPV3
  14. bool
  15. select BR2_ARM_CPU_MAYBE_HAS_VFPV2
  16. config BR2_ARM_CPU_HAS_VFPV3
  17. bool
  18. select BR2_ARM_CPU_HAS_VFPV2
  19. # for some cores, VFPv4 is optional
  20. config BR2_ARM_CPU_MAYBE_HAS_VFPV4
  21. bool
  22. select BR2_ARM_CPU_MAYBE_HAS_VFPV3
  23. config BR2_ARM_CPU_HAS_VFPV4
  24. bool
  25. select BR2_ARM_CPU_HAS_VFPV3
  26. config BR2_ARM_CPU_HAS_FP_ARMV8
  27. bool
  28. select BR2_ARM_CPU_HAS_VFPV4
  29. config BR2_ARM_CPU_HAS_ARM
  30. bool
  31. config BR2_ARM_CPU_HAS_THUMB
  32. bool
  33. config BR2_ARM_CPU_HAS_THUMB2
  34. bool
  35. config BR2_ARM_CPU_ARMV4
  36. bool
  37. config BR2_ARM_CPU_ARMV5
  38. bool
  39. config BR2_ARM_CPU_ARMV6
  40. bool
  41. config BR2_ARM_CPU_ARMV7A
  42. bool
  43. config BR2_ARM_CPU_ARMV7M
  44. bool
  45. config BR2_ARM_CPU_ARMV8A
  46. bool
  47. choice
  48. prompt "Target Architecture Variant"
  49. default BR2_cortex_a53 if BR2_ARCH_IS_64
  50. default BR2_arm926t
  51. help
  52. Specific CPU variant to use
  53. if !BR2_ARCH_IS_64
  54. comment "armv4 cores"
  55. config BR2_arm920t
  56. bool "arm920t"
  57. select BR2_ARM_CPU_HAS_ARM
  58. select BR2_ARM_CPU_HAS_THUMB
  59. select BR2_ARM_CPU_ARMV4
  60. select BR2_ARCH_HAS_MMU_OPTIONAL
  61. config BR2_arm922t
  62. bool "arm922t"
  63. select BR2_ARM_CPU_HAS_ARM
  64. select BR2_ARM_CPU_HAS_THUMB
  65. select BR2_ARM_CPU_ARMV4
  66. select BR2_ARCH_HAS_MMU_OPTIONAL
  67. config BR2_fa526
  68. bool "fa526/626"
  69. select BR2_ARM_CPU_HAS_ARM
  70. select BR2_ARM_CPU_ARMV4
  71. select BR2_ARCH_HAS_MMU_OPTIONAL
  72. config BR2_strongarm
  73. bool "strongarm sa110/sa1100"
  74. select BR2_ARM_CPU_HAS_ARM
  75. select BR2_ARM_CPU_ARMV4
  76. select BR2_ARCH_HAS_MMU_OPTIONAL
  77. comment "armv5 cores"
  78. config BR2_arm926t
  79. bool "arm926t"
  80. select BR2_ARM_CPU_HAS_ARM
  81. select BR2_ARM_CPU_MAYBE_HAS_VFPV2
  82. select BR2_ARM_CPU_HAS_THUMB
  83. select BR2_ARM_CPU_ARMV5
  84. select BR2_ARCH_HAS_MMU_OPTIONAL
  85. config BR2_iwmmxt
  86. bool "iwmmxt"
  87. select BR2_ARM_CPU_HAS_ARM
  88. select BR2_ARM_CPU_ARMV5
  89. select BR2_ARCH_HAS_MMU_OPTIONAL
  90. config BR2_xscale
  91. bool "xscale"
  92. select BR2_ARM_CPU_HAS_ARM
  93. select BR2_ARM_CPU_HAS_THUMB
  94. select BR2_ARM_CPU_ARMV5
  95. select BR2_ARCH_HAS_MMU_OPTIONAL
  96. comment "armv6 cores"
  97. config BR2_arm1136j_s
  98. bool "arm1136j-s"
  99. select BR2_ARM_CPU_HAS_ARM
  100. select BR2_ARM_CPU_HAS_THUMB
  101. select BR2_ARM_CPU_ARMV6
  102. select BR2_ARCH_HAS_MMU_OPTIONAL
  103. config BR2_arm1136jf_s
  104. bool "arm1136jf-s"
  105. select BR2_ARM_CPU_HAS_ARM
  106. select BR2_ARM_CPU_HAS_VFPV2
  107. select BR2_ARM_CPU_HAS_THUMB
  108. select BR2_ARM_CPU_ARMV6
  109. select BR2_ARCH_HAS_MMU_OPTIONAL
  110. config BR2_arm1176jz_s
  111. bool "arm1176jz-s"
  112. select BR2_ARM_CPU_HAS_ARM
  113. select BR2_ARM_CPU_HAS_THUMB
  114. select BR2_ARM_CPU_ARMV6
  115. select BR2_ARCH_HAS_MMU_OPTIONAL
  116. config BR2_arm1176jzf_s
  117. bool "arm1176jzf-s"
  118. select BR2_ARM_CPU_HAS_ARM
  119. select BR2_ARM_CPU_HAS_VFPV2
  120. select BR2_ARM_CPU_HAS_THUMB
  121. select BR2_ARM_CPU_ARMV6
  122. select BR2_ARCH_HAS_MMU_OPTIONAL
  123. config BR2_arm11mpcore
  124. bool "mpcore"
  125. select BR2_ARM_CPU_HAS_ARM
  126. select BR2_ARM_CPU_MAYBE_HAS_VFPV2
  127. select BR2_ARM_CPU_HAS_THUMB
  128. select BR2_ARM_CPU_ARMV6
  129. select BR2_ARCH_HAS_MMU_OPTIONAL
  130. comment "armv7a cores"
  131. config BR2_cortex_a5
  132. bool "cortex-A5"
  133. select BR2_ARM_CPU_HAS_ARM
  134. select BR2_ARM_CPU_MAYBE_HAS_NEON
  135. select BR2_ARM_CPU_MAYBE_HAS_VFPV4
  136. select BR2_ARM_CPU_HAS_THUMB2
  137. select BR2_ARM_CPU_ARMV7A
  138. select BR2_ARCH_HAS_MMU_OPTIONAL
  139. config BR2_cortex_a7
  140. bool "cortex-A7"
  141. select BR2_ARM_CPU_HAS_ARM
  142. select BR2_ARM_CPU_HAS_NEON
  143. select BR2_ARM_CPU_HAS_VFPV4
  144. select BR2_ARM_CPU_HAS_THUMB2
  145. select BR2_ARM_CPU_ARMV7A
  146. select BR2_ARCH_HAS_MMU_OPTIONAL
  147. config BR2_cortex_a8
  148. bool "cortex-A8"
  149. select BR2_ARM_CPU_HAS_ARM
  150. select BR2_ARM_CPU_HAS_NEON
  151. select BR2_ARM_CPU_HAS_VFPV3
  152. select BR2_ARM_CPU_HAS_THUMB2
  153. select BR2_ARM_CPU_ARMV7A
  154. select BR2_ARCH_HAS_MMU_OPTIONAL
  155. config BR2_cortex_a9
  156. bool "cortex-A9"
  157. select BR2_ARM_CPU_HAS_ARM
  158. select BR2_ARM_CPU_MAYBE_HAS_NEON
  159. select BR2_ARM_CPU_MAYBE_HAS_VFPV3
  160. select BR2_ARM_CPU_HAS_THUMB2
  161. select BR2_ARM_CPU_ARMV7A
  162. select BR2_ARCH_HAS_MMU_OPTIONAL
  163. config BR2_cortex_a12
  164. bool "cortex-A12"
  165. select BR2_ARM_CPU_HAS_ARM
  166. select BR2_ARM_CPU_HAS_NEON
  167. select BR2_ARM_CPU_HAS_VFPV4
  168. select BR2_ARM_CPU_HAS_THUMB2
  169. select BR2_ARM_CPU_ARMV7A
  170. select BR2_ARCH_HAS_MMU_OPTIONAL
  171. config BR2_cortex_a15
  172. bool "cortex-A15"
  173. select BR2_ARM_CPU_HAS_ARM
  174. select BR2_ARM_CPU_HAS_NEON
  175. select BR2_ARM_CPU_HAS_VFPV4
  176. select BR2_ARM_CPU_HAS_THUMB2
  177. select BR2_ARM_CPU_ARMV7A
  178. select BR2_ARCH_HAS_MMU_OPTIONAL
  179. config BR2_cortex_a15_a7
  180. bool "cortex-A15/A7 big.LITTLE"
  181. select BR2_ARM_CPU_HAS_ARM
  182. select BR2_ARM_CPU_HAS_NEON
  183. select BR2_ARM_CPU_HAS_VFPV4
  184. select BR2_ARM_CPU_HAS_THUMB2
  185. select BR2_ARM_CPU_ARMV7A
  186. select BR2_ARCH_HAS_MMU_OPTIONAL
  187. select BR2_ARCH_NEEDS_GCC_AT_LEAST_4_9
  188. config BR2_cortex_a17
  189. bool "cortex-A17"
  190. select BR2_ARM_CPU_HAS_ARM
  191. select BR2_ARM_CPU_HAS_NEON
  192. select BR2_ARM_CPU_HAS_VFPV4
  193. select BR2_ARM_CPU_HAS_THUMB2
  194. select BR2_ARM_CPU_ARMV7A
  195. select BR2_ARCH_HAS_MMU_OPTIONAL
  196. select BR2_ARCH_NEEDS_GCC_AT_LEAST_5
  197. config BR2_cortex_a17_a7
  198. bool "cortex-A17/A7 big.LITTLE"
  199. select BR2_ARM_CPU_HAS_ARM
  200. select BR2_ARM_CPU_HAS_NEON
  201. select BR2_ARM_CPU_HAS_VFPV4
  202. select BR2_ARM_CPU_HAS_THUMB2
  203. select BR2_ARM_CPU_ARMV7A
  204. select BR2_ARCH_HAS_MMU_OPTIONAL
  205. select BR2_ARCH_NEEDS_GCC_AT_LEAST_5
  206. config BR2_pj4
  207. bool "pj4"
  208. select BR2_ARM_CPU_HAS_ARM
  209. select BR2_ARM_CPU_HAS_VFPV3
  210. select BR2_ARM_CPU_ARMV7A
  211. select BR2_ARCH_HAS_MMU_OPTIONAL
  212. comment "armv7m cores"
  213. config BR2_cortex_m3
  214. bool "cortex-M3"
  215. select BR2_ARM_CPU_HAS_THUMB2
  216. select BR2_ARM_CPU_ARMV7M
  217. config BR2_cortex_m4
  218. bool "cortex-M4"
  219. select BR2_ARM_CPU_HAS_THUMB2
  220. select BR2_ARM_CPU_ARMV7M
  221. endif # !BR2_ARCH_IS_64
  222. comment "armv8 cores"
  223. config BR2_cortex_a32
  224. bool "cortex-A32"
  225. depends on !BR2_ARCH_IS_64
  226. select BR2_ARM_CPU_HAS_ARM
  227. select BR2_ARM_CPU_HAS_NEON
  228. select BR2_ARM_CPU_HAS_THUMB2
  229. select BR2_ARM_CPU_HAS_FP_ARMV8
  230. select BR2_ARM_CPU_ARMV8A
  231. select BR2_ARCH_HAS_MMU_OPTIONAL
  232. select BR2_ARCH_NEEDS_GCC_AT_LEAST_6
  233. config BR2_cortex_a35
  234. bool "cortex-A35"
  235. select BR2_ARM_CPU_HAS_ARM if !BR2_ARCH_IS_64
  236. select BR2_ARM_CPU_HAS_NEON if !BR2_ARCH_IS_64
  237. select BR2_ARM_CPU_HAS_THUMB2 if !BR2_ARCH_IS_64
  238. select BR2_ARM_CPU_HAS_FP_ARMV8
  239. select BR2_ARM_CPU_ARMV8A
  240. select BR2_ARCH_HAS_MMU_OPTIONAL
  241. select BR2_ARCH_NEEDS_GCC_AT_LEAST_6
  242. config BR2_cortex_a53
  243. bool "cortex-A53"
  244. select BR2_ARM_CPU_HAS_ARM if !BR2_ARCH_IS_64
  245. select BR2_ARM_CPU_HAS_NEON if !BR2_ARCH_IS_64
  246. select BR2_ARM_CPU_HAS_THUMB2 if !BR2_ARCH_IS_64
  247. select BR2_ARM_CPU_HAS_FP_ARMV8
  248. select BR2_ARM_CPU_ARMV8A
  249. select BR2_ARCH_HAS_MMU_OPTIONAL
  250. config BR2_cortex_a57
  251. bool "cortex-A57"
  252. select BR2_ARM_CPU_HAS_ARM if !BR2_ARCH_IS_64
  253. select BR2_ARM_CPU_HAS_NEON if !BR2_ARCH_IS_64
  254. select BR2_ARM_CPU_HAS_THUMB2 if !BR2_ARCH_IS_64
  255. select BR2_ARM_CPU_HAS_FP_ARMV8
  256. select BR2_ARM_CPU_ARMV8A
  257. select BR2_ARCH_HAS_MMU_OPTIONAL
  258. config BR2_cortex_a57_a53
  259. bool "cortex-A57/A53 big.LITTLE"
  260. select BR2_ARM_CPU_HAS_ARM if !BR2_ARCH_IS_64
  261. select BR2_ARM_CPU_HAS_NEON if !BR2_ARCH_IS_64
  262. select BR2_ARM_CPU_HAS_THUMB2 if !BR2_ARCH_IS_64
  263. select BR2_ARM_CPU_HAS_FP_ARMV8
  264. select BR2_ARM_CPU_ARMV8A
  265. select BR2_ARCH_HAS_MMU_OPTIONAL
  266. select BR2_ARCH_NEEDS_GCC_AT_LEAST_6
  267. config BR2_cortex_a72
  268. bool "cortex-A72"
  269. select BR2_ARM_CPU_HAS_ARM if !BR2_ARCH_IS_64
  270. select BR2_ARM_CPU_HAS_NEON if !BR2_ARCH_IS_64
  271. select BR2_ARM_CPU_HAS_THUMB2 if !BR2_ARCH_IS_64
  272. select BR2_ARM_CPU_HAS_FP_ARMV8
  273. select BR2_ARM_CPU_ARMV8A
  274. select BR2_ARCH_HAS_MMU_OPTIONAL
  275. select BR2_ARCH_NEEDS_GCC_AT_LEAST_5
  276. config BR2_cortex_a72_a53
  277. bool "cortex-A72/A53 big.LITTLE"
  278. select BR2_ARM_CPU_HAS_ARM if !BR2_ARCH_IS_64
  279. select BR2_ARM_CPU_HAS_NEON if !BR2_ARCH_IS_64
  280. select BR2_ARM_CPU_HAS_THUMB2 if !BR2_ARCH_IS_64
  281. select BR2_ARM_CPU_HAS_FP_ARMV8
  282. select BR2_ARM_CPU_ARMV8A
  283. select BR2_ARCH_HAS_MMU_OPTIONAL
  284. select BR2_ARCH_NEEDS_GCC_AT_LEAST_6
  285. config BR2_cortex_a73
  286. bool "cortex-A73"
  287. select BR2_ARM_CPU_HAS_ARM if !BR2_ARCH_IS_64
  288. select BR2_ARM_CPU_HAS_NEON if !BR2_ARCH_IS_64
  289. select BR2_ARM_CPU_HAS_THUMB2 if !BR2_ARCH_IS_64
  290. select BR2_ARM_CPU_HAS_FP_ARMV8
  291. select BR2_ARM_CPU_ARMV8A
  292. select BR2_ARCH_HAS_MMU_OPTIONAL
  293. select BR2_ARCH_NEEDS_GCC_AT_LEAST_7
  294. config BR2_cortex_a73_a35
  295. bool "cortex-A73/A35 big.LITTLE"
  296. select BR2_ARM_CPU_HAS_ARM if !BR2_ARCH_IS_64
  297. select BR2_ARM_CPU_HAS_NEON if !BR2_ARCH_IS_64
  298. select BR2_ARM_CPU_HAS_THUMB2 if !BR2_ARCH_IS_64
  299. select BR2_ARM_CPU_HAS_FP_ARMV8
  300. select BR2_ARM_CPU_ARMV8A
  301. select BR2_ARCH_HAS_MMU_OPTIONAL
  302. select BR2_ARCH_NEEDS_GCC_AT_LEAST_7
  303. config BR2_cortex_a73_a53
  304. bool "cortex-A73/A53 big.LITTLE"
  305. select BR2_ARM_CPU_HAS_ARM if !BR2_ARCH_IS_64
  306. select BR2_ARM_CPU_HAS_NEON if !BR2_ARCH_IS_64
  307. select BR2_ARM_CPU_HAS_THUMB2 if !BR2_ARCH_IS_64
  308. select BR2_ARM_CPU_HAS_FP_ARMV8
  309. select BR2_ARM_CPU_ARMV8A
  310. select BR2_ARCH_HAS_MMU_OPTIONAL
  311. select BR2_ARCH_NEEDS_GCC_AT_LEAST_7
  312. config BR2_exynos_m1
  313. bool "exynos-m1"
  314. select BR2_ARM_CPU_HAS_ARM if !BR2_ARCH_IS_64
  315. select BR2_ARM_CPU_HAS_NEON if !BR2_ARCH_IS_64
  316. select BR2_ARM_CPU_HAS_THUMB2 if !BR2_ARCH_IS_64
  317. select BR2_ARM_CPU_HAS_FP_ARMV8
  318. select BR2_ARM_CPU_ARMV8A
  319. select BR2_ARCH_HAS_MMU_OPTIONAL
  320. select BR2_ARCH_NEEDS_GCC_AT_LEAST_5
  321. if BR2_ARCH_IS_64
  322. config BR2_falkor
  323. bool "falkor"
  324. select BR2_ARM_CPU_HAS_FP_ARMV8
  325. select BR2_ARM_CPU_ARMV8A
  326. select BR2_ARCH_HAS_MMU_OPTIONAL
  327. select BR2_ARCH_NEEDS_GCC_AT_LEAST_7
  328. config BR2_qdf24xx
  329. bool "qdf24xx"
  330. select BR2_ARM_CPU_HAS_FP_ARMV8
  331. select BR2_ARM_CPU_ARMV8A
  332. select BR2_ARCH_HAS_MMU_OPTIONAL
  333. select BR2_ARCH_NEEDS_GCC_AT_LEAST_6
  334. config BR2_thunderx
  335. bool "thunderx"
  336. select BR2_ARM_CPU_HAS_FP_ARMV8
  337. select BR2_ARM_CPU_ARMV8A
  338. select BR2_ARCH_HAS_MMU_OPTIONAL
  339. select BR2_ARCH_NEEDS_GCC_AT_LEAST_5
  340. config BR2_thunderxt81
  341. bool "thunderxt81"
  342. select BR2_ARM_CPU_HAS_FP_ARMV8
  343. select BR2_ARM_CPU_ARMV8A
  344. select BR2_ARCH_HAS_MMU_OPTIONAL
  345. select BR2_ARCH_NEEDS_GCC_AT_LEAST_7
  346. config BR2_thunderxt83
  347. bool "thunderxt83"
  348. select BR2_ARM_CPU_HAS_FP_ARMV8
  349. select BR2_ARM_CPU_ARMV8A
  350. select BR2_ARCH_HAS_MMU_OPTIONAL
  351. select BR2_ARCH_NEEDS_GCC_AT_LEAST_7
  352. config BR2_thunderxt88
  353. bool "thunderxt88"
  354. select BR2_ARM_CPU_HAS_FP_ARMV8
  355. select BR2_ARM_CPU_ARMV8A
  356. select BR2_ARCH_HAS_MMU_OPTIONAL
  357. select BR2_ARCH_NEEDS_GCC_AT_LEAST_7
  358. config BR2_thunderxt88p1
  359. bool "thunderxt88p1"
  360. select BR2_ARM_CPU_HAS_FP_ARMV8
  361. select BR2_ARM_CPU_ARMV8A
  362. select BR2_ARCH_HAS_MMU_OPTIONAL
  363. select BR2_ARCH_NEEDS_GCC_AT_LEAST_7
  364. endif # BR2_ARCH_IS_64
  365. config BR2_xgene1
  366. bool "xgene1"
  367. select BR2_ARM_CPU_HAS_ARM if !BR2_ARCH_IS_64
  368. select BR2_ARM_CPU_HAS_NEON if !BR2_ARCH_IS_64
  369. select BR2_ARM_CPU_HAS_THUMB2 if !BR2_ARCH_IS_64
  370. select BR2_ARM_CPU_HAS_FP_ARMV8
  371. select BR2_ARM_CPU_ARMV8A
  372. select BR2_ARCH_HAS_MMU_OPTIONAL
  373. select BR2_ARCH_NEEDS_GCC_AT_LEAST_5
  374. if BR2_ARCH_IS_64
  375. comment "armv8.1a cores"
  376. config BR2_thunderx2t99
  377. bool "thunderx2t99"
  378. select BR2_ARM_CPU_HAS_ARM if !BR2_ARCH_IS_64
  379. select BR2_ARM_CPU_HAS_NEON if !BR2_ARCH_IS_64
  380. select BR2_ARM_CPU_HAS_THUMB2 if !BR2_ARCH_IS_64
  381. select BR2_ARM_CPU_HAS_FP_ARMV8
  382. select BR2_ARM_CPU_ARMV8A
  383. select BR2_ARCH_HAS_MMU_OPTIONAL
  384. select BR2_ARCH_NEEDS_GCC_AT_LEAST_7
  385. config BR2_thunderx2t99p1
  386. bool "thunderx2t99p1"
  387. select BR2_ARM_CPU_HAS_ARM if !BR2_ARCH_IS_64
  388. select BR2_ARM_CPU_HAS_NEON if !BR2_ARCH_IS_64
  389. select BR2_ARM_CPU_HAS_THUMB2 if !BR2_ARCH_IS_64
  390. select BR2_ARM_CPU_HAS_FP_ARMV8
  391. select BR2_ARM_CPU_ARMV8A
  392. select BR2_ARCH_HAS_MMU_OPTIONAL
  393. select BR2_ARCH_NEEDS_GCC_AT_LEAST_7
  394. config BR2_vulcan
  395. bool "vulcan"
  396. select BR2_ARM_CPU_HAS_ARM if !BR2_ARCH_IS_64
  397. select BR2_ARM_CPU_HAS_NEON if !BR2_ARCH_IS_64
  398. select BR2_ARM_CPU_HAS_THUMB2 if !BR2_ARCH_IS_64
  399. select BR2_ARM_CPU_HAS_FP_ARMV8
  400. select BR2_ARM_CPU_ARMV8A
  401. select BR2_ARCH_HAS_MMU_OPTIONAL
  402. select BR2_ARCH_NEEDS_GCC_AT_LEAST_7
  403. endif # BR2_ARCH_IS_64
  404. endchoice
  405. config BR2_ARM_ENABLE_NEON
  406. bool "Enable NEON SIMD extension support"
  407. depends on BR2_ARM_CPU_MAYBE_HAS_NEON
  408. select BR2_ARM_CPU_HAS_NEON
  409. help
  410. For some CPU cores, the NEON SIMD extension is optional.
  411. Select this option if you are certain your particular
  412. implementation has NEON support and you want to use it.
  413. config BR2_ARM_ENABLE_VFP
  414. bool "Enable VFP extension support"
  415. depends on BR2_ARM_CPU_MAYBE_HAS_VFPV2
  416. select BR2_ARM_CPU_HAS_VFPV4 if BR2_ARM_CPU_MAYBE_HAS_VFPV4
  417. select BR2_ARM_CPU_HAS_VFPV3 if BR2_ARM_CPU_MAYBE_HAS_VFPV3
  418. select BR2_ARM_CPU_HAS_VFPV2 if BR2_ARM_CPU_MAYBE_HAS_VFPV2
  419. help
  420. For some CPU cores, the VFP extension is optional. Select
  421. this option if you are certain your particular
  422. implementation has VFP support and you want to use it.
  423. choice
  424. prompt "Target ABI"
  425. depends on BR2_arm || BR2_armeb
  426. default BR2_ARM_EABIHF if BR2_ARM_CPU_HAS_VFPV2
  427. default BR2_ARM_EABI
  428. help
  429. Application Binary Interface to use. The Application Binary
  430. Interface describes the calling conventions (how arguments
  431. are passed to functions, how the return value is passed, how
  432. system calls are made, etc.).
  433. config BR2_ARM_EABI
  434. bool "EABI"
  435. help
  436. The EABI is currently the standard ARM ABI, which is used in
  437. most projects. It supports both the 'soft' floating point
  438. model (in which floating point instructions are emulated in
  439. software) and the 'softfp' floating point model (in which
  440. floating point instructions are executed using an hardware
  441. floating point unit, but floating point arguments to
  442. functions are passed in integer registers).
  443. The 'softfp' floating point model is link-compatible with
  444. the 'soft' floating point model, i.e you can link a library
  445. built 'soft' with some other code built 'softfp'.
  446. However, passing the floating point arguments in integer
  447. registers is a bit inefficient, so if your ARM processor has
  448. a floating point unit, and you don't have pre-compiled
  449. 'soft' or 'softfp' code, using the EABIhf ABI will provide
  450. better floating point performances.
  451. If your processor does not have a floating point unit, then
  452. you must use this ABI.
  453. config BR2_ARM_EABIHF
  454. bool "EABIhf"
  455. depends on BR2_ARM_CPU_HAS_VFPV2
  456. help
  457. The EABIhf is an extension of EABI which supports the 'hard'
  458. floating point model. This model uses the floating point
  459. unit to execute floating point instructions, and passes
  460. floating point arguments in floating point registers.
  461. It is more efficient than EABI for floating point related
  462. workload. However, it does not allow to link against code
  463. that has been pre-built for the 'soft' or 'softfp' floating
  464. point models.
  465. If your processor has a floating point unit, and you don't
  466. depend on existing pre-compiled code, this option is most
  467. likely the best choice.
  468. endchoice
  469. choice
  470. prompt "Floating point strategy"
  471. default BR2_ARM_FPU_FP_ARMV8 if BR2_ARM_CPU_HAS_FP_ARMV8
  472. default BR2_ARM_FPU_VFPV4D16 if BR2_ARM_CPU_HAS_VFPV4
  473. default BR2_ARM_FPU_VFPV3D16 if BR2_ARM_CPU_HAS_VFPV3
  474. default BR2_ARM_FPU_VFPV2 if BR2_ARM_CPU_HAS_VFPV2
  475. default BR2_ARM_SOFT_FLOAT if !BR2_ARM_CPU_HAS_VFPV2
  476. config BR2_ARM_SOFT_FLOAT
  477. bool "Soft float"
  478. depends on BR2_ARM_EABI
  479. select BR2_SOFT_FLOAT
  480. help
  481. This option allows to use software emulated floating
  482. point. It should be used for ARM cores that do not include a
  483. Vector Floating Point unit, such as ARMv5 cores (ARM926 for
  484. example) or certain ARMv6 cores.
  485. config BR2_ARM_FPU_VFPV2
  486. bool "VFPv2"
  487. depends on BR2_ARM_CPU_HAS_VFPV2
  488. help
  489. This option allows to use the VFPv2 floating point unit, as
  490. available in some ARMv5 processors (ARM926EJ-S) and some
  491. ARMv6 processors (ARM1136JF-S, ARM1176JZF-S and ARM11
  492. MPCore).
  493. Note that this option is also safe to use for newer cores
  494. such as Cortex-A, because the VFPv3 and VFPv4 units are
  495. backward compatible with VFPv2.
  496. config BR2_ARM_FPU_VFPV3
  497. bool "VFPv3"
  498. depends on BR2_ARM_CPU_HAS_VFPV3
  499. help
  500. This option allows to use the VFPv3 floating point unit, as
  501. available in some ARMv7 processors (Cortex-A{8, 9}). This
  502. option requires a VFPv3 unit that has 32 double-precision
  503. registers, which is not necessarily the case in all SOCs
  504. based on Cortex-A{8, 9}. If you're unsure, use VFPv3-D16
  505. instead, which is guaranteed to work on all Cortex-A{8, 9}.
  506. Note that this option is also safe to use for newer cores
  507. that have a VFPv4 unit, because VFPv4 is backward compatible
  508. with VFPv3. They must of course also have 32
  509. double-precision registers.
  510. config BR2_ARM_FPU_VFPV3D16
  511. bool "VFPv3-D16"
  512. depends on BR2_ARM_CPU_HAS_VFPV3
  513. help
  514. This option allows to use the VFPv3 floating point unit, as
  515. available in some ARMv7 processors (Cortex-A{8, 9}). This
  516. option requires a VFPv3 unit that has 16 double-precision
  517. registers, which is generally the case in all SOCs based on
  518. Cortex-A{8, 9}, even though VFPv3 is technically optional on
  519. Cortex-A9. This is the safest option for those cores.
  520. Note that this option is also safe to use for newer cores
  521. such that have a VFPv4 unit, because the VFPv4 is backward
  522. compatible with VFPv3.
  523. config BR2_ARM_FPU_VFPV4
  524. bool "VFPv4"
  525. depends on BR2_ARM_CPU_HAS_VFPV4
  526. help
  527. This option allows to use the VFPv4 floating point unit, as
  528. available in some ARMv7 processors (Cortex-A{5, 7, 12,
  529. 15}). This option requires a VFPv4 unit that has 32
  530. double-precision registers, which is not necessarily the
  531. case in all SOCs based on Cortex-A{5, 7, 12, 15}. If you're
  532. unsure, you should probably use VFPv4-D16 instead.
  533. Note that if you want binary code that works on all ARMv7
  534. cores, including the earlier Cortex-A{8, 9}, you should
  535. instead select VFPv3.
  536. config BR2_ARM_FPU_VFPV4D16
  537. bool "VFPv4-D16"
  538. depends on BR2_ARM_CPU_HAS_VFPV4
  539. help
  540. This option allows to use the VFPv4 floating point unit, as
  541. available in some ARMv7 processors (Cortex-A{5, 7, 12,
  542. 15}). This option requires a VFPv4 unit that has 16
  543. double-precision registers, which is always available on
  544. Cortex-A12 and Cortex-A15, but optional on Cortex-A5 and
  545. Cortex-A7.
  546. Note that if you want binary code that works on all ARMv7
  547. cores, including the earlier Cortex-A{8, 9}, you should
  548. instead select VFPv3-D16.
  549. config BR2_ARM_FPU_NEON
  550. bool "NEON"
  551. depends on BR2_ARM_CPU_HAS_NEON
  552. help
  553. This option allows to use the NEON SIMD unit, as available
  554. in some ARMv7 processors, as a floating-point unit. It
  555. should however be noted that using NEON for floating point
  556. operations doesn't provide a complete compatibility with the
  557. IEEE 754.
  558. config BR2_ARM_FPU_NEON_VFPV4
  559. bool "NEON/VFPv4"
  560. depends on BR2_ARM_CPU_HAS_VFPV4
  561. depends on BR2_ARM_CPU_HAS_NEON
  562. help
  563. This option allows to use both the VFPv4 and the NEON SIMD
  564. units for floating point operations. Note that some ARMv7
  565. cores do not necessarily have VFPv4 and/or NEON support, for
  566. example on Cortex-A5 and Cortex-A7, support for VFPv4 and
  567. NEON is optional.
  568. config BR2_ARM_FPU_FP_ARMV8
  569. bool "FP-ARMv8"
  570. depends on BR2_ARM_CPU_HAS_FP_ARMV8
  571. help
  572. This option allows to use the ARMv8 floating point unit.
  573. config BR2_ARM_FPU_NEON_FP_ARMV8
  574. bool "NEON/FP-ARMv8"
  575. depends on BR2_ARM_CPU_HAS_FP_ARMV8
  576. depends on BR2_ARM_CPU_HAS_NEON
  577. help
  578. This option allows to use both the ARMv8 floating point unit
  579. and the NEON SIMD unit for floating point operations.
  580. endchoice
  581. choice
  582. prompt "ARM instruction set"
  583. depends on BR2_arm || BR2_armeb
  584. config BR2_ARM_INSTRUCTIONS_ARM
  585. bool "ARM"
  586. depends on BR2_ARM_CPU_HAS_ARM
  587. help
  588. This option instructs the compiler to generate regular ARM
  589. instructions, that are all 32 bits wide.
  590. config BR2_ARM_INSTRUCTIONS_THUMB
  591. bool "Thumb"
  592. depends on BR2_ARM_CPU_HAS_THUMB
  593. # Thumb-1 and VFP are not compatible
  594. depends on BR2_ARM_SOFT_FLOAT
  595. help
  596. This option instructions the compiler to generate Thumb
  597. instructions, which allows to mix 16 bits instructions and
  598. 32 bits instructions. This generally provides a much smaller
  599. compiled binary size.
  600. comment "Thumb1 is not compatible with VFP"
  601. depends on BR2_ARM_CPU_HAS_THUMB
  602. depends on !BR2_ARM_SOFT_FLOAT
  603. config BR2_ARM_INSTRUCTIONS_THUMB2
  604. bool "Thumb2"
  605. depends on BR2_ARM_CPU_HAS_THUMB2
  606. help
  607. This option instructions the compiler to generate Thumb2
  608. instructions, which allows to mix 16 bits instructions and
  609. 32 bits instructions. This generally provides a much smaller
  610. compiled binary size.
  611. endchoice
  612. config BR2_ARCH
  613. default "arm" if BR2_arm
  614. default "armeb" if BR2_armeb
  615. default "aarch64" if BR2_aarch64
  616. default "aarch64_be" if BR2_aarch64_be
  617. config BR2_ENDIAN
  618. default "LITTLE" if (BR2_arm || BR2_aarch64)
  619. default "BIG" if (BR2_armeb || BR2_aarch64_be)
  620. config BR2_GCC_TARGET_CPU
  621. # armv4
  622. default "arm920t" if BR2_arm920t
  623. default "arm922t" if BR2_arm922t
  624. default "fa526" if BR2_fa526
  625. default "strongarm" if BR2_strongarm
  626. # armv5
  627. default "arm926ej-s" if BR2_arm926t
  628. default "iwmmxt" if BR2_iwmmxt
  629. default "xscale" if BR2_xscale
  630. # armv6
  631. default "arm1136j-s" if BR2_arm1136j_s
  632. default "arm1136jf-s" if BR2_arm1136jf_s
  633. default "arm1176jz-s" if BR2_arm1176jz_s
  634. default "arm1176jzf-s" if BR2_arm1176jzf_s
  635. default "mpcore" if BR2_arm11mpcore && BR2_ARM_CPU_HAS_VFPV2
  636. default "mpcorenovfp" if BR2_arm11mpcore
  637. # armv7a
  638. default "cortex-a5" if BR2_cortex_a5
  639. default "cortex-a7" if BR2_cortex_a7
  640. default "cortex-a8" if BR2_cortex_a8
  641. default "cortex-a9" if BR2_cortex_a9
  642. default "cortex-a12" if BR2_cortex_a12
  643. default "cortex-a15" if BR2_cortex_a15
  644. default "cortex-a15.cortex-a7" if BR2_cortex_a15_a7
  645. default "cortex-a17" if BR2_cortex_a17
  646. default "cortex-a17.cortex-a7" if BR2_cortex_a17_a7
  647. default "marvell-pj4" if BR2_pj4
  648. # armv7m
  649. default "cortex-m3" if BR2_cortex_m3
  650. default "cortex-m4" if BR2_cortex_m4
  651. # armv8a
  652. default "cortex-a32" if BR2_cortex_a32
  653. default "cortex-a35" if BR2_cortex_a35
  654. default "cortex-a53" if BR2_cortex_a53
  655. default "cortex-a57" if BR2_cortex_a57
  656. default "cortex-a57.cortex-a53" if BR2_cortex_a57_a53
  657. default "cortex-a72" if BR2_cortex_a72
  658. default "cortex-a72.cortex-a53" if BR2_cortex_a72_a53
  659. default "cortex-a73" if BR2_cortex_a73
  660. default "cortex-a73.cortex-a35" if BR2_cortex_a73_a35
  661. default "cortex-a73.cortex-a53" if BR2_cortex_a73_a53
  662. default "exynos-m1" if BR2_exynos_m1
  663. default "falkor" if BR2_falkor
  664. default "qdf24xx" if BR2_qdf24xx
  665. default "thunderx" if BR2_thunderx
  666. default "thunderxt81" if BR2_thunderxt81
  667. default "thunderxt83" if BR2_thunderxt83
  668. default "thunderxt88" if BR2_thunderxt88
  669. default "thunderxt88p1" if BR2_thunderxt88p1
  670. default "xgene1" if BR2_xgene1
  671. # armv8.1a
  672. default "thunderx2t99" if BR2_thunderx2t99
  673. default "thunderx2t99p1" if BR2_thunderx2t99p1
  674. default "vulcan" if BR2_vulcan
  675. config BR2_GCC_TARGET_ABI
  676. default "aapcs-linux" if BR2_arm || BR2_armeb
  677. default "lp64" if BR2_aarch64 || BR2_aarch64_be
  678. config BR2_GCC_TARGET_FPU
  679. depends on BR2_arm || BR2_armeb
  680. default "vfp" if BR2_ARM_FPU_VFPV2
  681. default "vfpv3" if BR2_ARM_FPU_VFPV3
  682. default "vfpv3-d16" if BR2_ARM_FPU_VFPV3D16
  683. default "vfpv4" if BR2_ARM_FPU_VFPV4
  684. default "vfpv4-d16" if BR2_ARM_FPU_VFPV4D16
  685. default "neon" if BR2_ARM_FPU_NEON
  686. default "neon-vfpv4" if BR2_ARM_FPU_NEON_VFPV4
  687. default "fp-armv8" if BR2_ARM_FPU_FP_ARMV8
  688. default "neon-fp-armv8" if BR2_ARM_FPU_NEON_FP_ARMV8
  689. config BR2_GCC_TARGET_FLOAT_ABI
  690. default "soft" if BR2_ARM_SOFT_FLOAT
  691. default "softfp" if !BR2_ARM_SOFT_FLOAT && BR2_ARM_EABI
  692. default "hard" if !BR2_ARM_SOFT_FLOAT && BR2_ARM_EABIHF
  693. config BR2_GCC_TARGET_MODE
  694. default "arm" if BR2_ARM_INSTRUCTIONS_ARM
  695. default "thumb" if BR2_ARM_INSTRUCTIONS_THUMB || BR2_ARM_INSTRUCTIONS_THUMB2
  696. config BR2_READELF_ARCH_NAME
  697. default "ARM" if BR2_arm || BR2_armeb
  698. default "AArch64" if BR2_aarch64 || BR2_aarch64_be