video_kernel_defs.h 2.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102
  1. /*
  2. * Copyright (C) 2021 Alibaba Group Holding Limited
  3. * Author: liuyitong <yitong.lyt@alibaba-inc.com>
  4. *
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License version 2 as
  7. * published by the Free Software Foundation.
  8. */
  9. #ifndef _THEAD_VIDEO_KERNEL_DEFS_H_
  10. #define _THEAD_VIDEO_KERNEL_DEFS_H_
  11. typedef enum sensor_path_type{
  12. SENSOR_VGA_RAW12_LINER = 0,
  13. SENSOR_1080P_RAW12_LINER,
  14. SENSOR_4K_RAW12_LINER,
  15. SENSOR_VGA_RAW10_LINER = 20,
  16. SENSOR_1080P_RAW10_LINER,
  17. SENSOR_4K_RAW10_LINER,
  18. SENSOR_1296x972_RAW10_LINER,
  19. SENSOR_2592x1944_RAW10_LINER,
  20. SENSOR_1280x720_RAW10_LINER,
  21. SENSOR_1600x1200_RAW10_LINER,
  22. SENSOR_3280x2464_RAW10_LINER,
  23. SENSOR_1640x1232_RAW10_LINER,
  24. SENSOR_VGA_RAW12_HDR_2DOL,
  25. SENSOR_VGA_RAW12_HDR_3DOL,
  26. SENSOR_PATH_MAX,
  27. } sensor_path_type_e;
  28. typedef enum vipre_path_type{
  29. VIPRE_CSI0_DSP,
  30. VIPRE_CSI1_DSP,
  31. VIPRE_CSI2_DSP,
  32. VIPRE_CSI0_DDR,
  33. VIPRE_CSI1_DDR,
  34. VIPRE_CSI2_DDR,
  35. VIPRE_CSI0_ISP0,
  36. VIPRE_CSI1_ISP0,
  37. VIPRE_CSI2_ISP0,
  38. VIPRE_CSI0_ISP1,
  39. VIPRE_CSI1_ISP1,
  40. VIPRE_CSI2_ISP1,
  41. VIPRE_CSI0_LOW_COAST_HDR_ISP0,
  42. VIPRE_CSI1_LOW_COAST_HDR_ISP0,
  43. VIPRE_CSI2_LOW_COAST_HDR_ISP0,
  44. VIPRE_PATH_MAX,
  45. } vipre_path_type_e;
  46. typedef enum isp_path_type{
  47. // 指示IP 内部进出的通路,也可表征内部数据对齐等方式
  48. ISP_MI_PATH_MP = 0,
  49. ISP_MI_PATH_SP,
  50. ISP_MI_PATH_SP2_BP,
  51. #ifdef ISP_MI_MCM_WR
  52. ISP_MI_MCM_WR0,
  53. ISP_MI_MCM_WR1,
  54. #endif
  55. ISP_MI_PATH_PP,
  56. #ifdef ISP_MI_HDR
  57. ISP_MI_HDR_L,
  58. ISP_MI_HDR_S,
  59. ISP_MI_HDR_VS,
  60. #endif
  61. ISP_MI_MAX,
  62. } isp_path_type_e;
  63. typedef enum ry_path_type{
  64. ISP_RY_MI_PATH_MP = 0,
  65. ISP_RY_MI_PATH_SP,
  66. ISP_RY_MI_PATH_SP2_BP,
  67. ISP_RY_PATH_MAX,
  68. } isp_ry_path_type_e;
  69. typedef enum dsp_path_type{
  70. DSP_PATH_ISP_RY = 0,
  71. DSP_PATH_ISP_CPU,
  72. DSP_PATH_VIPRE_DDR,
  73. DSP_PATH_VIPRE_EVEN,
  74. DSP_PATH_VIPRE_ODD,
  75. DSP_PATH_VIPRE_RY,
  76. DSP_PATH_CPU_CPU,
  77. DSP_PATH_MAX,
  78. } dsp_path_type_e;
  79. typedef enum dw_path_type{
  80. DW_DWE_VSE0 = 0,
  81. DW_DWE_VSE1,
  82. DW_DWE_VSE2,
  83. DW_PATH_MAX,
  84. } dw_path_type_e;
  85. typedef enum vedio_ip_type{
  86. SENSOR = 0,
  87. VIPRE,
  88. ISP,
  89. DW,
  90. RY,
  91. DSP,
  92. }vedio_ip_type_e;
  93. #endif /* _THEAD_VIDEO_KERNEL_DEFS_H_*/