mdio_mux.c 2.1 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * (C) Copyright 2019
  4. * Alex Marginean, NXP
  5. */
  6. #include <common.h>
  7. #include <dm.h>
  8. #include <dm/test.h>
  9. #include <misc.h>
  10. #include <test/ut.h>
  11. #include <miiphy.h>
  12. /* macros copied over from mdio_sandbox.c */
  13. #define SANDBOX_PHY_ADDR 5
  14. #define SANDBOX_PHY_REG_CNT 2
  15. #define TEST_REG_VALUE 0xabcd
  16. static int dm_test_mdio_mux(struct unit_test_state *uts)
  17. {
  18. struct uclass *uc;
  19. struct udevice *mux;
  20. struct udevice *mdio_ch0, *mdio_ch1, *mdio;
  21. struct mdio_ops *ops, *ops_parent;
  22. struct mdio_mux_ops *mmops;
  23. u16 reg;
  24. ut_assertok(uclass_get(UCLASS_MDIO_MUX, &uc));
  25. ut_assertok(uclass_get_device_by_name(UCLASS_MDIO_MUX, "mdio-mux-test",
  26. &mux));
  27. ut_assertok(uclass_get_device_by_name(UCLASS_MDIO, "mdio-ch-test@0",
  28. &mdio_ch0));
  29. ut_assertok(uclass_get_device_by_name(UCLASS_MDIO, "mdio-ch-test@1",
  30. &mdio_ch1));
  31. ut_assertok(uclass_get_device_by_name(UCLASS_MDIO, "mdio-test", &mdio));
  32. ops = mdio_get_ops(mdio_ch0);
  33. ut_assertnonnull(ops);
  34. ut_assertnonnull(ops->read);
  35. ut_assertnonnull(ops->write);
  36. mmops = mdio_mux_get_ops(mux);
  37. ut_assertnonnull(mmops);
  38. ut_assertnonnull(mmops->select);
  39. ops_parent = mdio_get_ops(mdio);
  40. ut_assertnonnull(ops);
  41. ut_assertnonnull(ops->read);
  42. /*
  43. * mux driver sets last register on the emulated PHY whenever a group
  44. * is selected to the selection #. Just reading that register from
  45. * either of the child buses should return the id of the child bus
  46. */
  47. reg = ops->read(mdio_ch0, SANDBOX_PHY_ADDR, MDIO_DEVAD_NONE,
  48. SANDBOX_PHY_REG_CNT - 1);
  49. ut_asserteq(reg, 0);
  50. reg = ops->read(mdio_ch1, SANDBOX_PHY_ADDR, MDIO_DEVAD_NONE,
  51. SANDBOX_PHY_REG_CNT - 1);
  52. ut_asserteq(reg, 1);
  53. mmops->select(mux, MDIO_MUX_SELECT_NONE, 5);
  54. reg = ops_parent->read(mdio, SANDBOX_PHY_ADDR, MDIO_DEVAD_NONE,
  55. SANDBOX_PHY_REG_CNT - 1);
  56. ut_asserteq(reg, 5);
  57. mmops->deselect(mux, 5);
  58. reg = ops_parent->read(mdio, SANDBOX_PHY_ADDR, MDIO_DEVAD_NONE,
  59. SANDBOX_PHY_REG_CNT - 1);
  60. ut_asserteq(reg, (u16)MDIO_MUX_SELECT_NONE);
  61. return 0;
  62. }
  63. DM_TEST(dm_test_mdio_mux, DM_TESTF_SCAN_FDT);