pci.h 63 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * (C) Copyright 2001 Sysgo Real-Time Solutions, GmbH <www.elinos.com>
  4. * Andreas Heppel <aheppel@sysgo.de>
  5. *
  6. * (C) Copyright 2002
  7. * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
  8. */
  9. #ifndef _PCI_H
  10. #define _PCI_H
  11. #define PCI_CFG_SPACE_SIZE 256
  12. #define PCI_CFG_SPACE_EXP_SIZE 4096
  13. /*
  14. * Under PCI, each device has 256 bytes of configuration address space,
  15. * of which the first 64 bytes are standardized as follows:
  16. */
  17. #define PCI_STD_HEADER_SIZEOF 64
  18. #define PCI_VENDOR_ID 0x00 /* 16 bits */
  19. #define PCI_DEVICE_ID 0x02 /* 16 bits */
  20. #define PCI_COMMAND 0x04 /* 16 bits */
  21. #define PCI_COMMAND_IO 0x1 /* Enable response in I/O space */
  22. #define PCI_COMMAND_MEMORY 0x2 /* Enable response in Memory space */
  23. #define PCI_COMMAND_MASTER 0x4 /* Enable bus mastering */
  24. #define PCI_COMMAND_SPECIAL 0x8 /* Enable response to special cycles */
  25. #define PCI_COMMAND_INVALIDATE 0x10 /* Use memory write and invalidate */
  26. #define PCI_COMMAND_VGA_PALETTE 0x20 /* Enable palette snooping */
  27. #define PCI_COMMAND_PARITY 0x40 /* Enable parity checking */
  28. #define PCI_COMMAND_WAIT 0x80 /* Enable address/data stepping */
  29. #define PCI_COMMAND_SERR 0x100 /* Enable SERR */
  30. #define PCI_COMMAND_FAST_BACK 0x200 /* Enable back-to-back writes */
  31. #define PCI_STATUS 0x06 /* 16 bits */
  32. #define PCI_STATUS_CAP_LIST 0x10 /* Support Capability List */
  33. #define PCI_STATUS_66MHZ 0x20 /* Support 66 Mhz PCI 2.1 bus */
  34. #define PCI_STATUS_UDF 0x40 /* Support User Definable Features [obsolete] */
  35. #define PCI_STATUS_FAST_BACK 0x80 /* Accept fast-back to back */
  36. #define PCI_STATUS_PARITY 0x100 /* Detected parity error */
  37. #define PCI_STATUS_DEVSEL_MASK 0x600 /* DEVSEL timing */
  38. #define PCI_STATUS_DEVSEL_FAST 0x000
  39. #define PCI_STATUS_DEVSEL_MEDIUM 0x200
  40. #define PCI_STATUS_DEVSEL_SLOW 0x400
  41. #define PCI_STATUS_SIG_TARGET_ABORT 0x800 /* Set on target abort */
  42. #define PCI_STATUS_REC_TARGET_ABORT 0x1000 /* Master ack of " */
  43. #define PCI_STATUS_REC_MASTER_ABORT 0x2000 /* Set on master abort */
  44. #define PCI_STATUS_SIG_SYSTEM_ERROR 0x4000 /* Set when we drive SERR */
  45. #define PCI_STATUS_DETECTED_PARITY 0x8000 /* Set on parity error */
  46. #define PCI_CLASS_REVISION 0x08 /* High 24 bits are class, low 8
  47. revision */
  48. #define PCI_REVISION_ID 0x08 /* Revision ID */
  49. #define PCI_CLASS_PROG 0x09 /* Reg. Level Programming Interface */
  50. #define PCI_CLASS_DEVICE 0x0a /* Device class */
  51. #define PCI_CLASS_CODE 0x0b /* Device class code */
  52. #define PCI_CLASS_CODE_TOO_OLD 0x00
  53. #define PCI_CLASS_CODE_STORAGE 0x01
  54. #define PCI_CLASS_CODE_NETWORK 0x02
  55. #define PCI_CLASS_CODE_DISPLAY 0x03
  56. #define PCI_CLASS_CODE_MULTIMEDIA 0x04
  57. #define PCI_CLASS_CODE_MEMORY 0x05
  58. #define PCI_CLASS_CODE_BRIDGE 0x06
  59. #define PCI_CLASS_CODE_COMM 0x07
  60. #define PCI_CLASS_CODE_PERIPHERAL 0x08
  61. #define PCI_CLASS_CODE_INPUT 0x09
  62. #define PCI_CLASS_CODE_DOCKING 0x0A
  63. #define PCI_CLASS_CODE_PROCESSOR 0x0B
  64. #define PCI_CLASS_CODE_SERIAL 0x0C
  65. #define PCI_CLASS_CODE_WIRELESS 0x0D
  66. #define PCI_CLASS_CODE_I2O 0x0E
  67. #define PCI_CLASS_CODE_SATELLITE 0x0F
  68. #define PCI_CLASS_CODE_CRYPTO 0x10
  69. #define PCI_CLASS_CODE_DATA 0x11
  70. /* Base Class 0x12 - 0xFE is reserved */
  71. #define PCI_CLASS_CODE_OTHER 0xFF
  72. #define PCI_CLASS_SUB_CODE 0x0a /* Device sub-class code */
  73. #define PCI_CLASS_SUB_CODE_TOO_OLD_NOTVGA 0x00
  74. #define PCI_CLASS_SUB_CODE_TOO_OLD_VGA 0x01
  75. #define PCI_CLASS_SUB_CODE_STORAGE_SCSI 0x00
  76. #define PCI_CLASS_SUB_CODE_STORAGE_IDE 0x01
  77. #define PCI_CLASS_SUB_CODE_STORAGE_FLOPPY 0x02
  78. #define PCI_CLASS_SUB_CODE_STORAGE_IPIBUS 0x03
  79. #define PCI_CLASS_SUB_CODE_STORAGE_RAID 0x04
  80. #define PCI_CLASS_SUB_CODE_STORAGE_ATA 0x05
  81. #define PCI_CLASS_SUB_CODE_STORAGE_SATA 0x06
  82. #define PCI_CLASS_SUB_CODE_STORAGE_SAS 0x07
  83. #define PCI_CLASS_SUB_CODE_STORAGE_OTHER 0x80
  84. #define PCI_CLASS_SUB_CODE_NETWORK_ETHERNET 0x00
  85. #define PCI_CLASS_SUB_CODE_NETWORK_TOKENRING 0x01
  86. #define PCI_CLASS_SUB_CODE_NETWORK_FDDI 0x02
  87. #define PCI_CLASS_SUB_CODE_NETWORK_ATM 0x03
  88. #define PCI_CLASS_SUB_CODE_NETWORK_ISDN 0x04
  89. #define PCI_CLASS_SUB_CODE_NETWORK_WORLDFIP 0x05
  90. #define PCI_CLASS_SUB_CODE_NETWORK_PICMG 0x06
  91. #define PCI_CLASS_SUB_CODE_NETWORK_OTHER 0x80
  92. #define PCI_CLASS_SUB_CODE_DISPLAY_VGA 0x00
  93. #define PCI_CLASS_SUB_CODE_DISPLAY_XGA 0x01
  94. #define PCI_CLASS_SUB_CODE_DISPLAY_3D 0x02
  95. #define PCI_CLASS_SUB_CODE_DISPLAY_OTHER 0x80
  96. #define PCI_CLASS_SUB_CODE_MULTIMEDIA_VIDEO 0x00
  97. #define PCI_CLASS_SUB_CODE_MULTIMEDIA_AUDIO 0x01
  98. #define PCI_CLASS_SUB_CODE_MULTIMEDIA_PHONE 0x02
  99. #define PCI_CLASS_SUB_CODE_MULTIMEDIA_OTHER 0x80
  100. #define PCI_CLASS_SUB_CODE_MEMORY_RAM 0x00
  101. #define PCI_CLASS_SUB_CODE_MEMORY_FLASH 0x01
  102. #define PCI_CLASS_SUB_CODE_MEMORY_OTHER 0x80
  103. #define PCI_CLASS_SUB_CODE_BRIDGE_HOST 0x00
  104. #define PCI_CLASS_SUB_CODE_BRIDGE_ISA 0x01
  105. #define PCI_CLASS_SUB_CODE_BRIDGE_EISA 0x02
  106. #define PCI_CLASS_SUB_CODE_BRIDGE_MCA 0x03
  107. #define PCI_CLASS_SUB_CODE_BRIDGE_PCI 0x04
  108. #define PCI_CLASS_SUB_CODE_BRIDGE_PCMCIA 0x05
  109. #define PCI_CLASS_SUB_CODE_BRIDGE_NUBUS 0x06
  110. #define PCI_CLASS_SUB_CODE_BRIDGE_CARDBUS 0x07
  111. #define PCI_CLASS_SUB_CODE_BRIDGE_RACEWAY 0x08
  112. #define PCI_CLASS_SUB_CODE_BRIDGE_SEMI_PCI 0x09
  113. #define PCI_CLASS_SUB_CODE_BRIDGE_INFINIBAND 0x0A
  114. #define PCI_CLASS_SUB_CODE_BRIDGE_OTHER 0x80
  115. #define PCI_CLASS_SUB_CODE_COMM_SERIAL 0x00
  116. #define PCI_CLASS_SUB_CODE_COMM_PARALLEL 0x01
  117. #define PCI_CLASS_SUB_CODE_COMM_MULTIPORT 0x02
  118. #define PCI_CLASS_SUB_CODE_COMM_MODEM 0x03
  119. #define PCI_CLASS_SUB_CODE_COMM_GPIB 0x04
  120. #define PCI_CLASS_SUB_CODE_COMM_SMARTCARD 0x05
  121. #define PCI_CLASS_SUB_CODE_COMM_OTHER 0x80
  122. #define PCI_CLASS_SUB_CODE_PERIPHERAL_PIC 0x00
  123. #define PCI_CLASS_SUB_CODE_PERIPHERAL_DMA 0x01
  124. #define PCI_CLASS_SUB_CODE_PERIPHERAL_TIMER 0x02
  125. #define PCI_CLASS_SUB_CODE_PERIPHERAL_RTC 0x03
  126. #define PCI_CLASS_SUB_CODE_PERIPHERAL_HOTPLUG 0x04
  127. #define PCI_CLASS_SUB_CODE_PERIPHERAL_SD 0x05
  128. #define PCI_CLASS_SUB_CODE_PERIPHERAL_OTHER 0x80
  129. #define PCI_CLASS_SUB_CODE_INPUT_KEYBOARD 0x00
  130. #define PCI_CLASS_SUB_CODE_INPUT_DIGITIZER 0x01
  131. #define PCI_CLASS_SUB_CODE_INPUT_MOUSE 0x02
  132. #define PCI_CLASS_SUB_CODE_INPUT_SCANNER 0x03
  133. #define PCI_CLASS_SUB_CODE_INPUT_GAMEPORT 0x04
  134. #define PCI_CLASS_SUB_CODE_INPUT_OTHER 0x80
  135. #define PCI_CLASS_SUB_CODE_DOCKING_GENERIC 0x00
  136. #define PCI_CLASS_SUB_CODE_DOCKING_OTHER 0x80
  137. #define PCI_CLASS_SUB_CODE_PROCESSOR_386 0x00
  138. #define PCI_CLASS_SUB_CODE_PROCESSOR_486 0x01
  139. #define PCI_CLASS_SUB_CODE_PROCESSOR_PENTIUM 0x02
  140. #define PCI_CLASS_SUB_CODE_PROCESSOR_ALPHA 0x10
  141. #define PCI_CLASS_SUB_CODE_PROCESSOR_POWERPC 0x20
  142. #define PCI_CLASS_SUB_CODE_PROCESSOR_MIPS 0x30
  143. #define PCI_CLASS_SUB_CODE_PROCESSOR_COPROC 0x40
  144. #define PCI_CLASS_SUB_CODE_SERIAL_1394 0x00
  145. #define PCI_CLASS_SUB_CODE_SERIAL_ACCESSBUS 0x01
  146. #define PCI_CLASS_SUB_CODE_SERIAL_SSA 0x02
  147. #define PCI_CLASS_SUB_CODE_SERIAL_USB 0x03
  148. #define PCI_CLASS_SUB_CODE_SERIAL_FIBRECHAN 0x04
  149. #define PCI_CLASS_SUB_CODE_SERIAL_SMBUS 0x05
  150. #define PCI_CLASS_SUB_CODE_SERIAL_INFINIBAND 0x06
  151. #define PCI_CLASS_SUB_CODE_SERIAL_IPMI 0x07
  152. #define PCI_CLASS_SUB_CODE_SERIAL_SERCOS 0x08
  153. #define PCI_CLASS_SUB_CODE_SERIAL_CANBUS 0x09
  154. #define PCI_CLASS_SUB_CODE_WIRELESS_IRDA 0x00
  155. #define PCI_CLASS_SUB_CODE_WIRELESS_IR 0x01
  156. #define PCI_CLASS_SUB_CODE_WIRELESS_RF 0x10
  157. #define PCI_CLASS_SUB_CODE_WIRELESS_BLUETOOTH 0x11
  158. #define PCI_CLASS_SUB_CODE_WIRELESS_BROADBAND 0x12
  159. #define PCI_CLASS_SUB_CODE_WIRELESS_80211A 0x20
  160. #define PCI_CLASS_SUB_CODE_WIRELESS_80211B 0x21
  161. #define PCI_CLASS_SUB_CODE_WIRELESS_OTHER 0x80
  162. #define PCI_CLASS_SUB_CODE_I2O_V1_0 0x00
  163. #define PCI_CLASS_SUB_CODE_SATELLITE_TV 0x01
  164. #define PCI_CLASS_SUB_CODE_SATELLITE_AUDIO 0x02
  165. #define PCI_CLASS_SUB_CODE_SATELLITE_VOICE 0x03
  166. #define PCI_CLASS_SUB_CODE_SATELLITE_DATA 0x04
  167. #define PCI_CLASS_SUB_CODE_CRYPTO_NETWORK 0x00
  168. #define PCI_CLASS_SUB_CODE_CRYPTO_ENTERTAINMENT 0x10
  169. #define PCI_CLASS_SUB_CODE_CRYPTO_OTHER 0x80
  170. #define PCI_CLASS_SUB_CODE_DATA_DPIO 0x00
  171. #define PCI_CLASS_SUB_CODE_DATA_PERFCNTR 0x01
  172. #define PCI_CLASS_SUB_CODE_DATA_COMMSYNC 0x10
  173. #define PCI_CLASS_SUB_CODE_DATA_MGMT 0x20
  174. #define PCI_CLASS_SUB_CODE_DATA_OTHER 0x80
  175. #define PCI_CACHE_LINE_SIZE 0x0c /* 8 bits */
  176. #define PCI_LATENCY_TIMER 0x0d /* 8 bits */
  177. #define PCI_HEADER_TYPE 0x0e /* 8 bits */
  178. #define PCI_HEADER_TYPE_NORMAL 0
  179. #define PCI_HEADER_TYPE_BRIDGE 1
  180. #define PCI_HEADER_TYPE_CARDBUS 2
  181. #define PCI_BIST 0x0f /* 8 bits */
  182. #define PCI_BIST_CODE_MASK 0x0f /* Return result */
  183. #define PCI_BIST_START 0x40 /* 1 to start BIST, 2 secs or less */
  184. #define PCI_BIST_CAPABLE 0x80 /* 1 if BIST capable */
  185. /*
  186. * Base addresses specify locations in memory or I/O space.
  187. * Decoded size can be determined by writing a value of
  188. * 0xffffffff to the register, and reading it back. Only
  189. * 1 bits are decoded.
  190. */
  191. #define PCI_BASE_ADDRESS_0 0x10 /* 32 bits */
  192. #define PCI_BASE_ADDRESS_1 0x14 /* 32 bits [htype 0,1 only] */
  193. #define PCI_BASE_ADDRESS_2 0x18 /* 32 bits [htype 0 only] */
  194. #define PCI_BASE_ADDRESS_3 0x1c /* 32 bits */
  195. #define PCI_BASE_ADDRESS_4 0x20 /* 32 bits */
  196. #define PCI_BASE_ADDRESS_5 0x24 /* 32 bits */
  197. #define PCI_BASE_ADDRESS_SPACE 0x01 /* 0 = memory, 1 = I/O */
  198. #define PCI_BASE_ADDRESS_SPACE_IO 0x01
  199. #define PCI_BASE_ADDRESS_SPACE_MEMORY 0x00
  200. #define PCI_BASE_ADDRESS_MEM_TYPE_MASK 0x06
  201. #define PCI_BASE_ADDRESS_MEM_TYPE_32 0x00 /* 32 bit address */
  202. #define PCI_BASE_ADDRESS_MEM_TYPE_1M 0x02 /* Below 1M [obsolete] */
  203. #define PCI_BASE_ADDRESS_MEM_TYPE_64 0x04 /* 64 bit address */
  204. #define PCI_BASE_ADDRESS_MEM_PREFETCH 0x08 /* prefetchable? */
  205. #define PCI_BASE_ADDRESS_MEM_MASK (~0x0fULL)
  206. #define PCI_BASE_ADDRESS_IO_MASK (~0x03ULL)
  207. /* bit 1 is reserved if address_space = 1 */
  208. /* Convert a regsister address (e.g. PCI_BASE_ADDRESS_1) to a bar # (e.g. 1) */
  209. #define pci_offset_to_barnum(offset) \
  210. (((offset) - PCI_BASE_ADDRESS_0) / sizeof(u32))
  211. /* Header type 0 (normal devices) */
  212. #define PCI_CARDBUS_CIS 0x28
  213. #define PCI_SUBSYSTEM_VENDOR_ID 0x2c
  214. #define PCI_SUBSYSTEM_ID 0x2e
  215. #define PCI_ROM_ADDRESS 0x30 /* Bits 31..11 are address, 10..1 reserved */
  216. #define PCI_ROM_ADDRESS_ENABLE 0x01
  217. #define PCI_ROM_ADDRESS_MASK (~0x7ffULL)
  218. #define PCI_CAPABILITY_LIST 0x34 /* Offset of first capability list entry */
  219. /* 0x35-0x3b are reserved */
  220. #define PCI_INTERRUPT_LINE 0x3c /* 8 bits */
  221. #define PCI_INTERRUPT_PIN 0x3d /* 8 bits */
  222. #define PCI_MIN_GNT 0x3e /* 8 bits */
  223. #define PCI_MAX_LAT 0x3f /* 8 bits */
  224. #define PCI_INTERRUPT_LINE_DISABLE 0xff
  225. /* Header type 1 (PCI-to-PCI bridges) */
  226. #define PCI_PRIMARY_BUS 0x18 /* Primary bus number */
  227. #define PCI_SECONDARY_BUS 0x19 /* Secondary bus number */
  228. #define PCI_SUBORDINATE_BUS 0x1a /* Highest bus number behind the bridge */
  229. #define PCI_SEC_LATENCY_TIMER 0x1b /* Latency timer for secondary interface */
  230. #define PCI_IO_BASE 0x1c /* I/O range behind the bridge */
  231. #define PCI_IO_LIMIT 0x1d
  232. #define PCI_IO_RANGE_TYPE_MASK 0x0f /* I/O bridging type */
  233. #define PCI_IO_RANGE_TYPE_16 0x00
  234. #define PCI_IO_RANGE_TYPE_32 0x01
  235. #define PCI_IO_RANGE_MASK ~0x0f
  236. #define PCI_SEC_STATUS 0x1e /* Secondary status register, only bit 14 used */
  237. #define PCI_MEMORY_BASE 0x20 /* Memory range behind */
  238. #define PCI_MEMORY_LIMIT 0x22
  239. #define PCI_MEMORY_RANGE_TYPE_MASK 0x0f
  240. #define PCI_MEMORY_RANGE_MASK ~0x0f
  241. #define PCI_PREF_MEMORY_BASE 0x24 /* Prefetchable memory range behind */
  242. #define PCI_PREF_MEMORY_LIMIT 0x26
  243. #define PCI_PREF_RANGE_TYPE_MASK 0x0f
  244. #define PCI_PREF_RANGE_TYPE_32 0x00
  245. #define PCI_PREF_RANGE_TYPE_64 0x01
  246. #define PCI_PREF_RANGE_MASK ~0x0f
  247. #define PCI_PREF_BASE_UPPER32 0x28 /* Upper half of prefetchable memory range */
  248. #define PCI_PREF_LIMIT_UPPER32 0x2c
  249. #define PCI_IO_BASE_UPPER16 0x30 /* Upper half of I/O addresses */
  250. #define PCI_IO_LIMIT_UPPER16 0x32
  251. /* 0x34 same as for htype 0 */
  252. /* 0x35-0x3b is reserved */
  253. #define PCI_ROM_ADDRESS1 0x38 /* Same as PCI_ROM_ADDRESS, but for htype 1 */
  254. /* 0x3c-0x3d are same as for htype 0 */
  255. #define PCI_BRIDGE_CONTROL 0x3e
  256. #define PCI_BRIDGE_CTL_PARITY 0x01 /* Enable parity detection on secondary interface */
  257. #define PCI_BRIDGE_CTL_SERR 0x02 /* The same for SERR forwarding */
  258. #define PCI_BRIDGE_CTL_NO_ISA 0x04 /* Disable bridging of ISA ports */
  259. #define PCI_BRIDGE_CTL_VGA 0x08 /* Forward VGA addresses */
  260. #define PCI_BRIDGE_CTL_MASTER_ABORT 0x20 /* Report master aborts */
  261. #define PCI_BRIDGE_CTL_BUS_RESET 0x40 /* Secondary bus reset */
  262. #define PCI_BRIDGE_CTL_FAST_BACK 0x80 /* Fast Back2Back enabled on secondary interface */
  263. /* Header type 2 (CardBus bridges) */
  264. #define PCI_CB_CAPABILITY_LIST 0x14
  265. /* 0x15 reserved */
  266. #define PCI_CB_SEC_STATUS 0x16 /* Secondary status */
  267. #define PCI_CB_PRIMARY_BUS 0x18 /* PCI bus number */
  268. #define PCI_CB_CARD_BUS 0x19 /* CardBus bus number */
  269. #define PCI_CB_SUBORDINATE_BUS 0x1a /* Subordinate bus number */
  270. #define PCI_CB_LATENCY_TIMER 0x1b /* CardBus latency timer */
  271. #define PCI_CB_MEMORY_BASE_0 0x1c
  272. #define PCI_CB_MEMORY_LIMIT_0 0x20
  273. #define PCI_CB_MEMORY_BASE_1 0x24
  274. #define PCI_CB_MEMORY_LIMIT_1 0x28
  275. #define PCI_CB_IO_BASE_0 0x2c
  276. #define PCI_CB_IO_BASE_0_HI 0x2e
  277. #define PCI_CB_IO_LIMIT_0 0x30
  278. #define PCI_CB_IO_LIMIT_0_HI 0x32
  279. #define PCI_CB_IO_BASE_1 0x34
  280. #define PCI_CB_IO_BASE_1_HI 0x36
  281. #define PCI_CB_IO_LIMIT_1 0x38
  282. #define PCI_CB_IO_LIMIT_1_HI 0x3a
  283. #define PCI_CB_IO_RANGE_MASK ~0x03
  284. /* 0x3c-0x3d are same as for htype 0 */
  285. #define PCI_CB_BRIDGE_CONTROL 0x3e
  286. #define PCI_CB_BRIDGE_CTL_PARITY 0x01 /* Similar to standard bridge control register */
  287. #define PCI_CB_BRIDGE_CTL_SERR 0x02
  288. #define PCI_CB_BRIDGE_CTL_ISA 0x04
  289. #define PCI_CB_BRIDGE_CTL_VGA 0x08
  290. #define PCI_CB_BRIDGE_CTL_MASTER_ABORT 0x20
  291. #define PCI_CB_BRIDGE_CTL_CB_RESET 0x40 /* CardBus reset */
  292. #define PCI_CB_BRIDGE_CTL_16BIT_INT 0x80 /* Enable interrupt for 16-bit cards */
  293. #define PCI_CB_BRIDGE_CTL_PREFETCH_MEM0 0x100 /* Prefetch enable for both memory regions */
  294. #define PCI_CB_BRIDGE_CTL_PREFETCH_MEM1 0x200
  295. #define PCI_CB_BRIDGE_CTL_POST_WRITES 0x400
  296. #define PCI_CB_SUBSYSTEM_VENDOR_ID 0x40
  297. #define PCI_CB_SUBSYSTEM_ID 0x42
  298. #define PCI_CB_LEGACY_MODE_BASE 0x44 /* 16-bit PC Card legacy mode base address (ExCa) */
  299. /* 0x48-0x7f reserved */
  300. /* Capability lists */
  301. #define PCI_CAP_LIST_ID 0 /* Capability ID */
  302. #define PCI_CAP_ID_PM 0x01 /* Power Management */
  303. #define PCI_CAP_ID_AGP 0x02 /* Accelerated Graphics Port */
  304. #define PCI_CAP_ID_VPD 0x03 /* Vital Product Data */
  305. #define PCI_CAP_ID_SLOTID 0x04 /* Slot Identification */
  306. #define PCI_CAP_ID_MSI 0x05 /* Message Signalled Interrupts */
  307. #define PCI_CAP_ID_CHSWP 0x06 /* CompactPCI HotSwap */
  308. #define PCI_CAP_ID_PCIX 0x07 /* PCI-X */
  309. #define PCI_CAP_ID_HT 0x08 /* HyperTransport */
  310. #define PCI_CAP_ID_VNDR 0x09 /* Vendor-Specific */
  311. #define PCI_CAP_ID_DBG 0x0A /* Debug port */
  312. #define PCI_CAP_ID_CCRC 0x0B /* CompactPCI Central Resource Control */
  313. #define PCI_CAP_ID_SHPC 0x0C /* PCI Standard Hot-Plug Controller */
  314. #define PCI_CAP_ID_SSVID 0x0D /* Bridge subsystem vendor/device ID */
  315. #define PCI_CAP_ID_AGP3 0x0E /* AGP Target PCI-PCI bridge */
  316. #define PCI_CAP_ID_SECDEV 0x0F /* Secure Device */
  317. #define PCI_CAP_ID_EXP 0x10 /* PCI Express */
  318. #define PCI_CAP_ID_MSIX 0x11 /* MSI-X */
  319. #define PCI_CAP_ID_SATA 0x12 /* SATA Data/Index Conf. */
  320. #define PCI_CAP_ID_AF 0x13 /* PCI Advanced Features */
  321. #define PCI_CAP_ID_EA 0x14 /* PCI Enhanced Allocation */
  322. #define PCI_CAP_ID_MAX PCI_CAP_ID_EA
  323. #define PCI_CAP_LIST_NEXT 1 /* Next capability in the list */
  324. #define PCI_CAP_FLAGS 2 /* Capability defined flags (16 bits) */
  325. #define PCI_CAP_SIZEOF 4
  326. /* Power Management Registers */
  327. #define PCI_PM_CAP_VER_MASK 0x0007 /* Version */
  328. #define PCI_PM_CAP_PME_CLOCK 0x0008 /* PME clock required */
  329. #define PCI_PM_CAP_AUX_POWER 0x0010 /* Auxilliary power support */
  330. #define PCI_PM_CAP_DSI 0x0020 /* Device specific initialization */
  331. #define PCI_PM_CAP_D1 0x0200 /* D1 power state support */
  332. #define PCI_PM_CAP_D2 0x0400 /* D2 power state support */
  333. #define PCI_PM_CAP_PME 0x0800 /* PME pin supported */
  334. #define PCI_PM_CTRL 4 /* PM control and status register */
  335. #define PCI_PM_CTRL_STATE_MASK 0x0003 /* Current power state (D0 to D3) */
  336. #define PCI_PM_CTRL_PME_ENABLE 0x0100 /* PME pin enable */
  337. #define PCI_PM_CTRL_DATA_SEL_MASK 0x1e00 /* Data select (??) */
  338. #define PCI_PM_CTRL_DATA_SCALE_MASK 0x6000 /* Data scale (??) */
  339. #define PCI_PM_CTRL_PME_STATUS 0x8000 /* PME pin status */
  340. #define PCI_PM_PPB_EXTENSIONS 6 /* PPB support extensions (??) */
  341. #define PCI_PM_PPB_B2_B3 0x40 /* Stop clock when in D3hot (??) */
  342. #define PCI_PM_BPCC_ENABLE 0x80 /* Bus power/clock control enable (??) */
  343. #define PCI_PM_DATA_REGISTER 7 /* (??) */
  344. #define PCI_PM_SIZEOF 8
  345. /* AGP registers */
  346. #define PCI_AGP_VERSION 2 /* BCD version number */
  347. #define PCI_AGP_RFU 3 /* Rest of capability flags */
  348. #define PCI_AGP_STATUS 4 /* Status register */
  349. #define PCI_AGP_STATUS_RQ_MASK 0xff000000 /* Maximum number of requests - 1 */
  350. #define PCI_AGP_STATUS_SBA 0x0200 /* Sideband addressing supported */
  351. #define PCI_AGP_STATUS_64BIT 0x0020 /* 64-bit addressing supported */
  352. #define PCI_AGP_STATUS_FW 0x0010 /* FW transfers supported */
  353. #define PCI_AGP_STATUS_RATE4 0x0004 /* 4x transfer rate supported */
  354. #define PCI_AGP_STATUS_RATE2 0x0002 /* 2x transfer rate supported */
  355. #define PCI_AGP_STATUS_RATE1 0x0001 /* 1x transfer rate supported */
  356. #define PCI_AGP_COMMAND 8 /* Control register */
  357. #define PCI_AGP_COMMAND_RQ_MASK 0xff000000 /* Master: Maximum number of requests */
  358. #define PCI_AGP_COMMAND_SBA 0x0200 /* Sideband addressing enabled */
  359. #define PCI_AGP_COMMAND_AGP 0x0100 /* Allow processing of AGP transactions */
  360. #define PCI_AGP_COMMAND_64BIT 0x0020 /* Allow processing of 64-bit addresses */
  361. #define PCI_AGP_COMMAND_FW 0x0010 /* Force FW transfers */
  362. #define PCI_AGP_COMMAND_RATE4 0x0004 /* Use 4x rate */
  363. #define PCI_AGP_COMMAND_RATE2 0x0002 /* Use 4x rate */
  364. #define PCI_AGP_COMMAND_RATE1 0x0001 /* Use 4x rate */
  365. #define PCI_AGP_SIZEOF 12
  366. /* PCI-X registers */
  367. #define PCI_X_CMD_DPERR_E 0x0001 /* Data Parity Error Recovery Enable */
  368. #define PCI_X_CMD_ERO 0x0002 /* Enable Relaxed Ordering */
  369. #define PCI_X_CMD_MAX_READ 0x0000 /* Max Memory Read Byte Count */
  370. #define PCI_X_CMD_MAX_SPLIT 0x0030 /* Max Outstanding Split Transactions */
  371. #define PCI_X_CMD_VERSION(x) (((x) >> 12) & 3) /* Version */
  372. /* Slot Identification */
  373. #define PCI_SID_ESR 2 /* Expansion Slot Register */
  374. #define PCI_SID_ESR_NSLOTS 0x1f /* Number of expansion slots available */
  375. #define PCI_SID_ESR_FIC 0x20 /* First In Chassis Flag */
  376. #define PCI_SID_CHASSIS_NR 3 /* Chassis Number */
  377. /* Message Signalled Interrupts registers */
  378. #define PCI_MSI_FLAGS 2 /* Various flags */
  379. #define PCI_MSI_FLAGS_64BIT 0x80 /* 64-bit addresses allowed */
  380. #define PCI_MSI_FLAGS_QSIZE 0x70 /* Message queue size configured */
  381. #define PCI_MSI_FLAGS_QMASK 0x0e /* Maximum queue size available */
  382. #define PCI_MSI_FLAGS_ENABLE 0x01 /* MSI feature enabled */
  383. #define PCI_MSI_FLAGS_MASKBIT 0x0100 /* Per-vector masking capable */
  384. #define PCI_MSI_RFU 3 /* Rest of capability flags */
  385. #define PCI_MSI_ADDRESS_LO 4 /* Lower 32 bits */
  386. #define PCI_MSI_ADDRESS_HI 8 /* Upper 32 bits (if PCI_MSI_FLAGS_64BIT set) */
  387. #define PCI_MSI_DATA_32 8 /* 16 bits of data for 32-bit devices */
  388. #define PCI_MSI_DATA_64 12 /* 16 bits of data for 64-bit devices */
  389. #define PCI_MAX_PCI_DEVICES 32
  390. #define PCI_MAX_PCI_FUNCTIONS 8
  391. #define PCI_FIND_CAP_TTL 0x48
  392. #define CAP_START_POS 0x40
  393. /* Extended Capabilities (PCI-X 2.0 and Express) */
  394. #define PCI_EXT_CAP_ID(header) (header & 0x0000ffff)
  395. #define PCI_EXT_CAP_VER(header) ((header >> 16) & 0xf)
  396. #define PCI_EXT_CAP_NEXT(header) ((header >> 20) & 0xffc)
  397. #define PCI_EXT_CAP_ID_ERR 0x01 /* Advanced Error Reporting */
  398. #define PCI_EXT_CAP_ID_VC 0x02 /* Virtual Channel Capability */
  399. #define PCI_EXT_CAP_ID_DSN 0x03 /* Device Serial Number */
  400. #define PCI_EXT_CAP_ID_PWR 0x04 /* Power Budgeting */
  401. #define PCI_EXT_CAP_ID_RCLD 0x05 /* Root Complex Link Declaration */
  402. #define PCI_EXT_CAP_ID_RCILC 0x06 /* Root Complex Internal Link Control */
  403. #define PCI_EXT_CAP_ID_RCEC 0x07 /* Root Complex Event Collector */
  404. #define PCI_EXT_CAP_ID_MFVC 0x08 /* Multi-Function VC Capability */
  405. #define PCI_EXT_CAP_ID_VC9 0x09 /* same as _VC */
  406. #define PCI_EXT_CAP_ID_RCRB 0x0A /* Root Complex RB? */
  407. #define PCI_EXT_CAP_ID_VNDR 0x0B /* Vendor-Specific */
  408. #define PCI_EXT_CAP_ID_CAC 0x0C /* Config Access - obsolete */
  409. #define PCI_EXT_CAP_ID_ACS 0x0D /* Access Control Services */
  410. #define PCI_EXT_CAP_ID_ARI 0x0E /* Alternate Routing ID */
  411. #define PCI_EXT_CAP_ID_ATS 0x0F /* Address Translation Services */
  412. #define PCI_EXT_CAP_ID_SRIOV 0x10 /* Single Root I/O Virtualization */
  413. #define PCI_EXT_CAP_ID_MRIOV 0x11 /* Multi Root I/O Virtualization */
  414. #define PCI_EXT_CAP_ID_MCAST 0x12 /* Multicast */
  415. #define PCI_EXT_CAP_ID_PRI 0x13 /* Page Request Interface */
  416. #define PCI_EXT_CAP_ID_AMD_XXX 0x14 /* Reserved for AMD */
  417. #define PCI_EXT_CAP_ID_REBAR 0x15 /* Resizable BAR */
  418. #define PCI_EXT_CAP_ID_DPA 0x16 /* Dynamic Power Allocation */
  419. #define PCI_EXT_CAP_ID_TPH 0x17 /* TPH Requester */
  420. #define PCI_EXT_CAP_ID_LTR 0x18 /* Latency Tolerance Reporting */
  421. #define PCI_EXT_CAP_ID_SECPCI 0x19 /* Secondary PCIe Capability */
  422. #define PCI_EXT_CAP_ID_PMUX 0x1A /* Protocol Multiplexing */
  423. #define PCI_EXT_CAP_ID_PASID 0x1B /* Process Address Space ID */
  424. #define PCI_EXT_CAP_ID_DPC 0x1D /* Downstream Port Containment */
  425. #define PCI_EXT_CAP_ID_L1SS 0x1E /* L1 PM Substates */
  426. #define PCI_EXT_CAP_ID_PTM 0x1F /* Precision Time Measurement */
  427. #define PCI_EXT_CAP_ID_MAX PCI_EXT_CAP_ID_PTM
  428. /* Enhanced Allocation Registers */
  429. #define PCI_EA_NUM_ENT 2 /* Number of Capability Entries */
  430. #define PCI_EA_NUM_ENT_MASK 0x3f /* Num Entries Mask */
  431. #define PCI_EA_FIRST_ENT 4 /* First EA Entry in List */
  432. #define PCI_EA_ES 0x00000007 /* Entry Size */
  433. #define PCI_EA_BEI 0x000000f0 /* BAR Equivalent Indicator */
  434. /* Base, MaxOffset registers */
  435. /* bit 0 is reserved */
  436. #define PCI_EA_IS_64 0x00000002 /* 64-bit field flag */
  437. #define PCI_EA_FIELD_MASK 0xfffffffc /* For Base & Max Offset */
  438. /* PCI Express capabilities */
  439. #define PCI_EXP_DEVCAP 4 /* Device capabilities */
  440. #define PCI_EXP_DEVCAP_FLR 0x10000000 /* Function Level Reset */
  441. #define PCI_EXP_DEVCTL 8 /* Device Control */
  442. #define PCI_EXP_DEVCTL_BCR_FLR 0x8000 /* Bridge Configuration Retry / FLR */
  443. /* Include the ID list */
  444. #include <pci_ids.h>
  445. #ifndef __ASSEMBLY__
  446. #ifdef CONFIG_SYS_PCI_64BIT
  447. typedef u64 pci_addr_t;
  448. typedef u64 pci_size_t;
  449. #else
  450. typedef u32 pci_addr_t;
  451. typedef u32 pci_size_t;
  452. #endif
  453. struct pci_region {
  454. pci_addr_t bus_start; /* Start on the bus */
  455. phys_addr_t phys_start; /* Start in physical address space */
  456. pci_size_t size; /* Size */
  457. unsigned long flags; /* Resource flags */
  458. pci_addr_t bus_lower;
  459. };
  460. #define PCI_REGION_MEM 0x00000000 /* PCI memory space */
  461. #define PCI_REGION_IO 0x00000001 /* PCI IO space */
  462. #define PCI_REGION_TYPE 0x00000001
  463. #define PCI_REGION_PREFETCH 0x00000008 /* prefetchable PCI memory */
  464. #define PCI_REGION_SYS_MEMORY 0x00000100 /* System memory */
  465. #define PCI_REGION_RO 0x00000200 /* Read-only memory */
  466. static inline void pci_set_region(struct pci_region *reg,
  467. pci_addr_t bus_start,
  468. phys_addr_t phys_start,
  469. pci_size_t size,
  470. unsigned long flags) {
  471. reg->bus_start = bus_start;
  472. reg->phys_start = phys_start;
  473. reg->size = size;
  474. reg->flags = flags;
  475. }
  476. typedef int pci_dev_t;
  477. #define PCI_BUS(d) (((d) >> 16) & 0xff)
  478. /*
  479. * Please note the difference in DEVFN usage in U-Boot vs Linux. U-Boot
  480. * uses DEVFN in bits 15-8 but Linux instead expects DEVFN in bits 7-0.
  481. * Please see the Linux header include/uapi/linux/pci.h for more details.
  482. * This is relevant for the following macros:
  483. * PCI_DEV, PCI_FUNC, PCI_DEVFN
  484. * The U-Boot macro PCI_DEV is equivalent to the Linux PCI_SLOT version with
  485. * the remark from above (input d in bits 15-8 instead of 7-0.
  486. */
  487. #define PCI_DEV(d) (((d) >> 11) & 0x1f)
  488. #define PCI_FUNC(d) (((d) >> 8) & 0x7)
  489. #define PCI_DEVFN(d, f) ((d) << 11 | (f) << 8)
  490. #define PCI_MASK_BUS(bdf) ((bdf) & 0xffff)
  491. #define PCI_ADD_BUS(bus, devfn) (((bus) << 16) | (devfn))
  492. #define PCI_BDF(b, d, f) ((b) << 16 | PCI_DEVFN(d, f))
  493. #define PCI_VENDEV(v, d) (((v) << 16) | (d))
  494. #define PCI_ANY_ID (~0)
  495. struct pci_device_id {
  496. unsigned int vendor, device; /* Vendor and device ID or PCI_ANY_ID */
  497. unsigned int subvendor, subdevice; /* Subsystem ID's or PCI_ANY_ID */
  498. unsigned int class, class_mask; /* (class,subclass,prog-if) triplet */
  499. unsigned long driver_data; /* Data private to the driver */
  500. };
  501. struct pci_controller;
  502. struct pci_config_table {
  503. unsigned int vendor, device; /* Vendor and device ID or PCI_ANY_ID */
  504. unsigned int class; /* Class ID, or PCI_ANY_ID */
  505. unsigned int bus; /* Bus number, or PCI_ANY_ID */
  506. unsigned int dev; /* Device number, or PCI_ANY_ID */
  507. unsigned int func; /* Function number, or PCI_ANY_ID */
  508. void (*config_device)(struct pci_controller* hose, pci_dev_t dev,
  509. struct pci_config_table *);
  510. unsigned long priv[3];
  511. };
  512. extern void pci_cfgfunc_do_nothing(struct pci_controller* hose, pci_dev_t dev,
  513. struct pci_config_table *);
  514. extern void pci_cfgfunc_config_device(struct pci_controller* hose, pci_dev_t dev,
  515. struct pci_config_table *);
  516. #define MAX_PCI_REGIONS 7
  517. #define INDIRECT_TYPE_NO_PCIE_LINK 1
  518. /*
  519. * Structure of a PCI controller (host bridge)
  520. *
  521. * With driver model this is dev_get_uclass_priv(bus)
  522. */
  523. struct pci_controller {
  524. #ifdef CONFIG_DM_PCI
  525. struct udevice *bus;
  526. struct udevice *ctlr;
  527. #else
  528. struct pci_controller *next;
  529. #endif
  530. int first_busno;
  531. int last_busno;
  532. volatile unsigned int *cfg_addr;
  533. volatile unsigned char *cfg_data;
  534. int indirect_type;
  535. /*
  536. * TODO(sjg@chromium.org): With driver model we use struct
  537. * pci_controller for both the controller and any bridge devices
  538. * attached to it. But there is only one region list and it is in the
  539. * top-level controller.
  540. *
  541. * This could be changed so that struct pci_controller is only used
  542. * for PCI controllers and a separate UCLASS (or perhaps
  543. * UCLASS_PCI_GENERIC) is used for bridges.
  544. */
  545. struct pci_region regions[MAX_PCI_REGIONS];
  546. int region_count;
  547. struct pci_config_table *config_table;
  548. void (*fixup_irq)(struct pci_controller *, pci_dev_t);
  549. #ifndef CONFIG_DM_PCI
  550. /* Low-level architecture-dependent routines */
  551. int (*read_byte)(struct pci_controller*, pci_dev_t, int where, u8 *);
  552. int (*read_word)(struct pci_controller*, pci_dev_t, int where, u16 *);
  553. int (*read_dword)(struct pci_controller*, pci_dev_t, int where, u32 *);
  554. int (*write_byte)(struct pci_controller*, pci_dev_t, int where, u8);
  555. int (*write_word)(struct pci_controller*, pci_dev_t, int where, u16);
  556. int (*write_dword)(struct pci_controller*, pci_dev_t, int where, u32);
  557. #endif
  558. /* Used by auto config */
  559. struct pci_region *pci_mem, *pci_io, *pci_prefetch;
  560. #ifndef CONFIG_DM_PCI
  561. int current_busno;
  562. void *priv_data;
  563. #endif
  564. };
  565. #ifndef CONFIG_DM_PCI
  566. static inline void pci_set_ops(struct pci_controller *hose,
  567. int (*read_byte)(struct pci_controller*,
  568. pci_dev_t, int where, u8 *),
  569. int (*read_word)(struct pci_controller*,
  570. pci_dev_t, int where, u16 *),
  571. int (*read_dword)(struct pci_controller*,
  572. pci_dev_t, int where, u32 *),
  573. int (*write_byte)(struct pci_controller*,
  574. pci_dev_t, int where, u8),
  575. int (*write_word)(struct pci_controller*,
  576. pci_dev_t, int where, u16),
  577. int (*write_dword)(struct pci_controller*,
  578. pci_dev_t, int where, u32)) {
  579. hose->read_byte = read_byte;
  580. hose->read_word = read_word;
  581. hose->read_dword = read_dword;
  582. hose->write_byte = write_byte;
  583. hose->write_word = write_word;
  584. hose->write_dword = write_dword;
  585. }
  586. #endif
  587. #ifdef CONFIG_PCI_INDIRECT_BRIDGE
  588. extern void pci_setup_indirect(struct pci_controller* hose, u32 cfg_addr, u32 cfg_data);
  589. #endif
  590. #if !defined(CONFIG_DM_PCI) || defined(CONFIG_DM_PCI_COMPAT)
  591. extern phys_addr_t pci_hose_bus_to_phys(struct pci_controller* hose,
  592. pci_addr_t addr, unsigned long flags);
  593. extern pci_addr_t pci_hose_phys_to_bus(struct pci_controller* hose,
  594. phys_addr_t addr, unsigned long flags);
  595. #define pci_phys_to_bus(dev, addr, flags) \
  596. pci_hose_phys_to_bus(pci_bus_to_hose(PCI_BUS(dev)), (addr), (flags))
  597. #define pci_bus_to_phys(dev, addr, flags) \
  598. pci_hose_bus_to_phys(pci_bus_to_hose(PCI_BUS(dev)), (addr), (flags))
  599. #define pci_virt_to_bus(dev, addr, flags) \
  600. pci_hose_phys_to_bus(pci_bus_to_hose(PCI_BUS(dev)), \
  601. (virt_to_phys(addr)), (flags))
  602. #define pci_bus_to_virt(dev, addr, flags, len, map_flags) \
  603. map_physmem(pci_hose_bus_to_phys(pci_bus_to_hose(PCI_BUS(dev)), \
  604. (addr), (flags)), \
  605. (len), (map_flags))
  606. #define pci_phys_to_mem(dev, addr) \
  607. pci_phys_to_bus((dev), (addr), PCI_REGION_MEM)
  608. #define pci_mem_to_phys(dev, addr) \
  609. pci_bus_to_phys((dev), (addr), PCI_REGION_MEM)
  610. #define pci_phys_to_io(dev, addr) pci_phys_to_bus((dev), (addr), PCI_REGION_IO)
  611. #define pci_io_to_phys(dev, addr) pci_bus_to_phys((dev), (addr), PCI_REGION_IO)
  612. #define pci_virt_to_mem(dev, addr) \
  613. pci_virt_to_bus((dev), (addr), PCI_REGION_MEM)
  614. #define pci_mem_to_virt(dev, addr, len, map_flags) \
  615. pci_bus_to_virt((dev), (addr), PCI_REGION_MEM, (len), (map_flags))
  616. #define pci_virt_to_io(dev, addr) \
  617. pci_virt_to_bus((dev), (addr), PCI_REGION_IO)
  618. #define pci_io_to_virt(dev, addr, len, map_flags) \
  619. pci_bus_to_virt((dev), (addr), PCI_REGION_IO, (len), (map_flags))
  620. /* For driver model these are defined in macros in pci_compat.c */
  621. extern int pci_hose_read_config_byte(struct pci_controller *hose,
  622. pci_dev_t dev, int where, u8 *val);
  623. extern int pci_hose_read_config_word(struct pci_controller *hose,
  624. pci_dev_t dev, int where, u16 *val);
  625. extern int pci_hose_read_config_dword(struct pci_controller *hose,
  626. pci_dev_t dev, int where, u32 *val);
  627. extern int pci_hose_write_config_byte(struct pci_controller *hose,
  628. pci_dev_t dev, int where, u8 val);
  629. extern int pci_hose_write_config_word(struct pci_controller *hose,
  630. pci_dev_t dev, int where, u16 val);
  631. extern int pci_hose_write_config_dword(struct pci_controller *hose,
  632. pci_dev_t dev, int where, u32 val);
  633. #endif
  634. #ifndef CONFIG_DM_PCI
  635. extern int pci_read_config_byte(pci_dev_t dev, int where, u8 *val);
  636. extern int pci_read_config_word(pci_dev_t dev, int where, u16 *val);
  637. extern int pci_read_config_dword(pci_dev_t dev, int where, u32 *val);
  638. extern int pci_write_config_byte(pci_dev_t dev, int where, u8 val);
  639. extern int pci_write_config_word(pci_dev_t dev, int where, u16 val);
  640. extern int pci_write_config_dword(pci_dev_t dev, int where, u32 val);
  641. #endif
  642. void pciauto_region_init(struct pci_region *res);
  643. void pciauto_region_align(struct pci_region *res, pci_size_t size);
  644. void pciauto_config_init(struct pci_controller *hose);
  645. /**
  646. * pciauto_region_allocate() - Allocate resources from a PCI resource region
  647. *
  648. * Allocates @size bytes from the PCI resource @res. If @supports_64bit is
  649. * false, the result will be guaranteed to fit in 32 bits.
  650. *
  651. * @res: PCI region to allocate from
  652. * @size: Amount of bytes to allocate
  653. * @bar: Returns the PCI bus address of the allocated resource
  654. * @supports_64bit: Whether to allow allocations above the 32-bit boundary
  655. * @return 0 if successful, -1 on failure
  656. */
  657. int pciauto_region_allocate(struct pci_region *res, pci_size_t size,
  658. pci_addr_t *bar, bool supports_64bit);
  659. #if !defined(CONFIG_DM_PCI) || defined(CONFIG_DM_PCI_COMPAT)
  660. extern int pci_hose_read_config_byte_via_dword(struct pci_controller *hose,
  661. pci_dev_t dev, int where, u8 *val);
  662. extern int pci_hose_read_config_word_via_dword(struct pci_controller *hose,
  663. pci_dev_t dev, int where, u16 *val);
  664. extern int pci_hose_write_config_byte_via_dword(struct pci_controller *hose,
  665. pci_dev_t dev, int where, u8 val);
  666. extern int pci_hose_write_config_word_via_dword(struct pci_controller *hose,
  667. pci_dev_t dev, int where, u16 val);
  668. extern void *pci_map_bar(pci_dev_t pdev, int bar, int flags);
  669. extern void pci_register_hose(struct pci_controller* hose);
  670. extern struct pci_controller* pci_bus_to_hose(int bus);
  671. extern struct pci_controller *find_hose_by_cfg_addr(void *cfg_addr);
  672. extern struct pci_controller *pci_get_hose_head(void);
  673. extern int pci_skip_dev(struct pci_controller *hose, pci_dev_t dev);
  674. extern int pci_hose_scan(struct pci_controller *hose);
  675. extern int pci_hose_scan_bus(struct pci_controller *hose, int bus);
  676. extern void pciauto_setup_device(struct pci_controller *hose,
  677. pci_dev_t dev, int bars_num,
  678. struct pci_region *mem,
  679. struct pci_region *prefetch,
  680. struct pci_region *io);
  681. extern void pciauto_prescan_setup_bridge(struct pci_controller *hose,
  682. pci_dev_t dev, int sub_bus);
  683. extern void pciauto_postscan_setup_bridge(struct pci_controller *hose,
  684. pci_dev_t dev, int sub_bus);
  685. extern int pciauto_config_device(struct pci_controller *hose, pci_dev_t dev);
  686. extern pci_dev_t pci_find_device (unsigned int vendor, unsigned int device, int index);
  687. extern pci_dev_t pci_find_devices (struct pci_device_id *ids, int index);
  688. pci_dev_t pci_find_class(unsigned int find_class, int index);
  689. extern int pci_hose_find_capability(struct pci_controller *hose, pci_dev_t dev,
  690. int cap);
  691. extern int pci_hose_find_cap_start(struct pci_controller *hose, pci_dev_t dev,
  692. u8 hdr_type);
  693. extern int pci_find_cap(struct pci_controller *hose, pci_dev_t dev, int pos,
  694. int cap);
  695. int pci_find_next_ext_capability(struct pci_controller *hose,
  696. pci_dev_t dev, int start, int cap);
  697. int pci_hose_find_ext_capability(struct pci_controller *hose,
  698. pci_dev_t dev, int cap);
  699. #ifdef CONFIG_PCI_FIXUP_DEV
  700. extern void board_pci_fixup_dev(struct pci_controller *hose, pci_dev_t dev,
  701. unsigned short vendor,
  702. unsigned short device,
  703. unsigned short class);
  704. #endif
  705. #endif /* !defined(CONFIG_DM_PCI) || defined(CONFIG_DM_PCI_COMPAT) */
  706. const char * pci_class_str(u8 class);
  707. int pci_last_busno(void);
  708. #ifdef CONFIG_MPC85xx
  709. extern void pci_mpc85xx_init (struct pci_controller *hose);
  710. #endif
  711. #ifdef CONFIG_PCIE_IMX
  712. extern void imx_pcie_remove(void);
  713. #endif
  714. #if !defined(CONFIG_DM_PCI) || defined(CONFIG_DM_PCI_COMPAT)
  715. /**
  716. * pci_write_bar32() - Write the address of a BAR including control bits
  717. *
  718. * This writes a raw address (with control bits) to a bar. This can be used
  719. * with devices which require hard-coded addresses, not part of the normal
  720. * PCI enumeration process.
  721. *
  722. * @hose: PCI hose to use
  723. * @dev: PCI device to update
  724. * @barnum: BAR number (0-5)
  725. * @addr: BAR address with control bits
  726. */
  727. void pci_write_bar32(struct pci_controller *hose, pci_dev_t dev, int barnum,
  728. u32 addr);
  729. /**
  730. * pci_read_bar32() - read the address of a bar
  731. *
  732. * @hose: PCI hose to use
  733. * @dev: PCI device to inspect
  734. * @barnum: BAR number (0-5)
  735. * @return address of the bar, masking out any control bits
  736. * */
  737. u32 pci_read_bar32(struct pci_controller *hose, pci_dev_t dev, int barnum);
  738. /**
  739. * pci_hose_find_devices() - Find devices by vendor/device ID
  740. *
  741. * @hose: PCI hose to search
  742. * @busnum: Bus number to search
  743. * @ids: PCI vendor/device IDs to look for, terminated by 0, 0 record
  744. * @indexp: Pointer to device index to find. To find the first matching
  745. * device, pass 0; to find the second, pass 1, etc. This
  746. * parameter is decremented for each non-matching device so
  747. * can be called repeatedly.
  748. */
  749. pci_dev_t pci_hose_find_devices(struct pci_controller *hose, int busnum,
  750. struct pci_device_id *ids, int *indexp);
  751. #endif /* !CONFIG_DM_PCI || CONFIG_DM_PCI_COMPAT */
  752. /* Access sizes for PCI reads and writes */
  753. enum pci_size_t {
  754. PCI_SIZE_8,
  755. PCI_SIZE_16,
  756. PCI_SIZE_32,
  757. };
  758. struct udevice;
  759. #ifdef CONFIG_DM_PCI
  760. /**
  761. * struct pci_child_platdata - information stored about each PCI device
  762. *
  763. * Every device on a PCI bus has this per-child data.
  764. *
  765. * It can be accessed using dev_get_parent_platdata(dev) if dev->parent is a
  766. * PCI bus (i.e. UCLASS_PCI)
  767. *
  768. * @devfn: Encoded device and function index - see PCI_DEVFN()
  769. * @vendor: PCI vendor ID (see pci_ids.h)
  770. * @device: PCI device ID (see pci_ids.h)
  771. * @class: PCI class, 3 bytes: (base, sub, prog-if)
  772. */
  773. struct pci_child_platdata {
  774. int devfn;
  775. unsigned short vendor;
  776. unsigned short device;
  777. unsigned int class;
  778. };
  779. /* PCI bus operations */
  780. struct dm_pci_ops {
  781. /**
  782. * read_config() - Read a PCI configuration value
  783. *
  784. * PCI buses must support reading and writing configuration values
  785. * so that the bus can be scanned and its devices configured.
  786. *
  787. * Normally PCI_BUS(@bdf) is the same as @bus->seq, but not always.
  788. * If bridges exist it is possible to use the top-level bus to
  789. * access a sub-bus. In that case @bus will be the top-level bus
  790. * and PCI_BUS(bdf) will be a different (higher) value
  791. *
  792. * @bus: Bus to read from
  793. * @bdf: Bus, device and function to read
  794. * @offset: Byte offset within the device's configuration space
  795. * @valuep: Place to put the returned value
  796. * @size: Access size
  797. * @return 0 if OK, -ve on error
  798. */
  799. int (*read_config)(struct udevice *bus, pci_dev_t bdf, uint offset,
  800. ulong *valuep, enum pci_size_t size);
  801. /**
  802. * write_config() - Write a PCI configuration value
  803. *
  804. * @bus: Bus to write to
  805. * @bdf: Bus, device and function to write
  806. * @offset: Byte offset within the device's configuration space
  807. * @value: Value to write
  808. * @size: Access size
  809. * @return 0 if OK, -ve on error
  810. */
  811. int (*write_config)(struct udevice *bus, pci_dev_t bdf, uint offset,
  812. ulong value, enum pci_size_t size);
  813. };
  814. /* Get access to a PCI bus' operations */
  815. #define pci_get_ops(dev) ((struct dm_pci_ops *)(dev)->driver->ops)
  816. /**
  817. * dm_pci_get_bdf() - Get the BDF value for a device
  818. *
  819. * @dev: Device to check
  820. * @return bus/device/function value (see PCI_BDF())
  821. */
  822. pci_dev_t dm_pci_get_bdf(struct udevice *dev);
  823. /**
  824. * pci_bind_bus_devices() - scan a PCI bus and bind devices
  825. *
  826. * Scan a PCI bus looking for devices. Bind each one that is found. If
  827. * devices are already bound that match the scanned devices, just update the
  828. * child data so that the device can be used correctly (this happens when
  829. * the device tree describes devices we expect to see on the bus).
  830. *
  831. * Devices that are bound in this way will use a generic PCI driver which
  832. * does nothing. The device can still be accessed but will not provide any
  833. * driver interface.
  834. *
  835. * @bus: Bus containing devices to bind
  836. * @return 0 if OK, -ve on error
  837. */
  838. int pci_bind_bus_devices(struct udevice *bus);
  839. /**
  840. * pci_auto_config_devices() - configure bus devices ready for use
  841. *
  842. * This works through all devices on a bus by scanning the driver model
  843. * data structures (normally these have been set up by pci_bind_bus_devices()
  844. * earlier).
  845. *
  846. * Space is allocated for each PCI base address register (BAR) so that the
  847. * devices are mapped into memory and I/O space ready for use.
  848. *
  849. * @bus: Bus containing devices to bind
  850. * @return 0 if OK, -ve on error
  851. */
  852. int pci_auto_config_devices(struct udevice *bus);
  853. /**
  854. * dm_pci_bus_find_bdf() - Find a device given its PCI bus address
  855. *
  856. * @bdf: PCI device address: bus, device and function -see PCI_BDF()
  857. * @devp: Returns the device for this address, if found
  858. * @return 0 if OK, -ENODEV if not found
  859. */
  860. int dm_pci_bus_find_bdf(pci_dev_t bdf, struct udevice **devp);
  861. /**
  862. * pci_bus_find_devfn() - Find a device on a bus
  863. *
  864. * @find_devfn: PCI device address (device and function only)
  865. * @devp: Returns the device for this address, if found
  866. * @return 0 if OK, -ENODEV if not found
  867. */
  868. int pci_bus_find_devfn(struct udevice *bus, pci_dev_t find_devfn,
  869. struct udevice **devp);
  870. /**
  871. * pci_find_first_device() - return the first available PCI device
  872. *
  873. * This function and pci_find_first_device() allow iteration through all
  874. * available PCI devices on all buses. Assuming there are any, this will
  875. * return the first one.
  876. *
  877. * @devp: Set to the first available device, or NULL if no more are left
  878. * or we got an error
  879. * @return 0 if all is OK, -ve on error (e.g. a bus/bridge failed to probe)
  880. */
  881. int pci_find_first_device(struct udevice **devp);
  882. /**
  883. * pci_find_next_device() - return the next available PCI device
  884. *
  885. * Finds the next available PCI device after the one supplied, or sets @devp
  886. * to NULL if there are no more.
  887. *
  888. * @devp: On entry, the last device returned. Set to the next available
  889. * device, or NULL if no more are left or we got an error
  890. * @return 0 if all is OK, -ve on error (e.g. a bus/bridge failed to probe)
  891. */
  892. int pci_find_next_device(struct udevice **devp);
  893. /**
  894. * pci_get_ff() - Returns a mask for the given access size
  895. *
  896. * @size: Access size
  897. * @return 0xff for PCI_SIZE_8, 0xffff for PCI_SIZE_16, 0xffffffff for
  898. * PCI_SIZE_32
  899. */
  900. int pci_get_ff(enum pci_size_t size);
  901. /**
  902. * pci_bus_find_devices () - Find devices on a bus
  903. *
  904. * @bus: Bus to search
  905. * @ids: PCI vendor/device IDs to look for, terminated by 0, 0 record
  906. * @indexp: Pointer to device index to find. To find the first matching
  907. * device, pass 0; to find the second, pass 1, etc. This
  908. * parameter is decremented for each non-matching device so
  909. * can be called repeatedly.
  910. * @devp: Returns matching device if found
  911. * @return 0 if found, -ENODEV if not
  912. */
  913. int pci_bus_find_devices(struct udevice *bus, struct pci_device_id *ids,
  914. int *indexp, struct udevice **devp);
  915. /**
  916. * pci_find_device_id() - Find a device on any bus
  917. *
  918. * @ids: PCI vendor/device IDs to look for, terminated by 0, 0 record
  919. * @index: Index number of device to find, 0 for the first match, 1 for
  920. * the second, etc.
  921. * @devp: Returns matching device if found
  922. * @return 0 if found, -ENODEV if not
  923. */
  924. int pci_find_device_id(struct pci_device_id *ids, int index,
  925. struct udevice **devp);
  926. /**
  927. * dm_pci_hose_probe_bus() - probe a subordinate bus, scanning it for devices
  928. *
  929. * This probes the given bus which causes it to be scanned for devices. The
  930. * devices will be bound but not probed.
  931. *
  932. * @hose specifies the PCI hose that will be used for the scan. This is
  933. * always a top-level bus with uclass UCLASS_PCI. The bus to scan is
  934. * in @bdf, and is a subordinate bus reachable from @hose.
  935. *
  936. * @hose: PCI hose to scan
  937. * @bdf: PCI bus address to scan (PCI_BUS(bdf) is the bus number)
  938. * @return 0 if OK, -ve on error
  939. */
  940. int dm_pci_hose_probe_bus(struct udevice *bus);
  941. /**
  942. * pci_bus_read_config() - Read a configuration value from a device
  943. *
  944. * TODO(sjg@chromium.org): We should be able to pass just a device and have
  945. * it do the right thing. It would be good to have that function also.
  946. *
  947. * @bus: Bus to read from
  948. * @bdf: PCI device address: bus, device and function -see PCI_BDF()
  949. * @offset: Register offset to read
  950. * @valuep: Place to put the returned value
  951. * @size: Access size
  952. * @return 0 if OK, -ve on error
  953. */
  954. int pci_bus_read_config(struct udevice *bus, pci_dev_t bdf, int offset,
  955. unsigned long *valuep, enum pci_size_t size);
  956. /**
  957. * pci_bus_write_config() - Write a configuration value to a device
  958. *
  959. * @bus: Bus to write from
  960. * @bdf: PCI device address: bus, device and function -see PCI_BDF()
  961. * @offset: Register offset to write
  962. * @value: Value to write
  963. * @size: Access size
  964. * @return 0 if OK, -ve on error
  965. */
  966. int pci_bus_write_config(struct udevice *bus, pci_dev_t bdf, int offset,
  967. unsigned long value, enum pci_size_t size);
  968. /**
  969. * pci_bus_clrset_config32() - Update a configuration value for a device
  970. *
  971. * The register at @offset is updated to (oldvalue & ~clr) | set.
  972. *
  973. * @bus: Bus to access
  974. * @bdf: PCI device address: bus, device and function -see PCI_BDF()
  975. * @offset: Register offset to update
  976. * @clr: Bits to clear
  977. * @set: Bits to set
  978. * @return 0 if OK, -ve on error
  979. */
  980. int pci_bus_clrset_config32(struct udevice *bus, pci_dev_t bdf, int offset,
  981. u32 clr, u32 set);
  982. /**
  983. * Driver model PCI config access functions. Use these in preference to others
  984. * when you have a valid device
  985. */
  986. int dm_pci_read_config(struct udevice *dev, int offset, unsigned long *valuep,
  987. enum pci_size_t size);
  988. int dm_pci_read_config8(struct udevice *dev, int offset, u8 *valuep);
  989. int dm_pci_read_config16(struct udevice *dev, int offset, u16 *valuep);
  990. int dm_pci_read_config32(struct udevice *dev, int offset, u32 *valuep);
  991. int dm_pci_write_config(struct udevice *dev, int offset, unsigned long value,
  992. enum pci_size_t size);
  993. int dm_pci_write_config8(struct udevice *dev, int offset, u8 value);
  994. int dm_pci_write_config16(struct udevice *dev, int offset, u16 value);
  995. int dm_pci_write_config32(struct udevice *dev, int offset, u32 value);
  996. /**
  997. * These permit convenient read/modify/write on PCI configuration. The
  998. * register is updated to (oldvalue & ~clr) | set.
  999. */
  1000. int dm_pci_clrset_config8(struct udevice *dev, int offset, u32 clr, u32 set);
  1001. int dm_pci_clrset_config16(struct udevice *dev, int offset, u32 clr, u32 set);
  1002. int dm_pci_clrset_config32(struct udevice *dev, int offset, u32 clr, u32 set);
  1003. /*
  1004. * The following functions provide access to the above without needing the
  1005. * size parameter. We are trying to encourage the use of the 8/16/32-style
  1006. * functions, rather than byte/word/dword. But both are supported.
  1007. */
  1008. int pci_write_config32(pci_dev_t pcidev, int offset, u32 value);
  1009. int pci_write_config16(pci_dev_t pcidev, int offset, u16 value);
  1010. int pci_write_config8(pci_dev_t pcidev, int offset, u8 value);
  1011. int pci_read_config32(pci_dev_t pcidev, int offset, u32 *valuep);
  1012. int pci_read_config16(pci_dev_t pcidev, int offset, u16 *valuep);
  1013. int pci_read_config8(pci_dev_t pcidev, int offset, u8 *valuep);
  1014. /**
  1015. * pci_generic_mmap_write_config() - Generic helper for writing to
  1016. * memory-mapped PCI configuration space.
  1017. * @bus: Pointer to the PCI bus
  1018. * @addr_f: Callback for calculating the config space address
  1019. * @bdf: Identifies the PCI device to access
  1020. * @offset: The offset into the device's configuration space
  1021. * @value: The value to write
  1022. * @size: Indicates the size of access to perform
  1023. *
  1024. * Write the value @value of size @size from offset @offset within the
  1025. * configuration space of the device identified by the bus, device & function
  1026. * numbers in @bdf on the PCI bus @bus. The callback function @addr_f is
  1027. * responsible for calculating the CPU address of the respective configuration
  1028. * space offset.
  1029. *
  1030. * Return: 0 on success, else -EINVAL
  1031. */
  1032. int pci_generic_mmap_write_config(
  1033. struct udevice *bus,
  1034. int (*addr_f)(struct udevice *bus, pci_dev_t bdf, uint offset, void **addrp),
  1035. pci_dev_t bdf,
  1036. uint offset,
  1037. ulong value,
  1038. enum pci_size_t size);
  1039. /**
  1040. * pci_generic_mmap_read_config() - Generic helper for reading from
  1041. * memory-mapped PCI configuration space.
  1042. * @bus: Pointer to the PCI bus
  1043. * @addr_f: Callback for calculating the config space address
  1044. * @bdf: Identifies the PCI device to access
  1045. * @offset: The offset into the device's configuration space
  1046. * @valuep: A pointer at which to store the read value
  1047. * @size: Indicates the size of access to perform
  1048. *
  1049. * Read a value of size @size from offset @offset within the configuration
  1050. * space of the device identified by the bus, device & function numbers in @bdf
  1051. * on the PCI bus @bus. The callback function @addr_f is responsible for
  1052. * calculating the CPU address of the respective configuration space offset.
  1053. *
  1054. * Return: 0 on success, else -EINVAL
  1055. */
  1056. int pci_generic_mmap_read_config(
  1057. struct udevice *bus,
  1058. int (*addr_f)(struct udevice *bus, pci_dev_t bdf, uint offset, void **addrp),
  1059. pci_dev_t bdf,
  1060. uint offset,
  1061. ulong *valuep,
  1062. enum pci_size_t size);
  1063. #ifdef CONFIG_DM_PCI_COMPAT
  1064. /* Compatibility with old naming */
  1065. static inline int pci_write_config_dword(pci_dev_t pcidev, int offset,
  1066. u32 value)
  1067. {
  1068. return pci_write_config32(pcidev, offset, value);
  1069. }
  1070. /* Compatibility with old naming */
  1071. static inline int pci_write_config_word(pci_dev_t pcidev, int offset,
  1072. u16 value)
  1073. {
  1074. return pci_write_config16(pcidev, offset, value);
  1075. }
  1076. /* Compatibility with old naming */
  1077. static inline int pci_write_config_byte(pci_dev_t pcidev, int offset,
  1078. u8 value)
  1079. {
  1080. return pci_write_config8(pcidev, offset, value);
  1081. }
  1082. /* Compatibility with old naming */
  1083. static inline int pci_read_config_dword(pci_dev_t pcidev, int offset,
  1084. u32 *valuep)
  1085. {
  1086. return pci_read_config32(pcidev, offset, valuep);
  1087. }
  1088. /* Compatibility with old naming */
  1089. static inline int pci_read_config_word(pci_dev_t pcidev, int offset,
  1090. u16 *valuep)
  1091. {
  1092. return pci_read_config16(pcidev, offset, valuep);
  1093. }
  1094. /* Compatibility with old naming */
  1095. static inline int pci_read_config_byte(pci_dev_t pcidev, int offset,
  1096. u8 *valuep)
  1097. {
  1098. return pci_read_config8(pcidev, offset, valuep);
  1099. }
  1100. #endif /* CONFIG_DM_PCI_COMPAT */
  1101. /**
  1102. * dm_pciauto_config_device() - configure a device ready for use
  1103. *
  1104. * Space is allocated for each PCI base address register (BAR) so that the
  1105. * devices are mapped into memory and I/O space ready for use.
  1106. *
  1107. * @dev: Device to configure
  1108. * @return 0 if OK, -ve on error
  1109. */
  1110. int dm_pciauto_config_device(struct udevice *dev);
  1111. /**
  1112. * pci_conv_32_to_size() - convert a 32-bit read value to the given size
  1113. *
  1114. * Some PCI buses must always perform 32-bit reads. The data must then be
  1115. * shifted and masked to reflect the required access size and offset. This
  1116. * function performs this transformation.
  1117. *
  1118. * @value: Value to transform (32-bit value read from @offset & ~3)
  1119. * @offset: Register offset that was read
  1120. * @size: Required size of the result
  1121. * @return the value that would have been obtained if the read had been
  1122. * performed at the given offset with the correct size
  1123. */
  1124. ulong pci_conv_32_to_size(ulong value, uint offset, enum pci_size_t size);
  1125. /**
  1126. * pci_conv_size_to_32() - update a 32-bit value to prepare for a write
  1127. *
  1128. * Some PCI buses must always perform 32-bit writes. To emulate a smaller
  1129. * write the old 32-bit data must be read, updated with the required new data
  1130. * and written back as a 32-bit value. This function performs the
  1131. * transformation from the old value to the new value.
  1132. *
  1133. * @value: Value to transform (32-bit value read from @offset & ~3)
  1134. * @offset: Register offset that should be written
  1135. * @size: Required size of the write
  1136. * @return the value that should be written as a 32-bit access to @offset & ~3.
  1137. */
  1138. ulong pci_conv_size_to_32(ulong old, ulong value, uint offset,
  1139. enum pci_size_t size);
  1140. /**
  1141. * pci_get_controller() - obtain the controller to use for a bus
  1142. *
  1143. * @dev: Device to check
  1144. * @return pointer to the controller device for this bus
  1145. */
  1146. struct udevice *pci_get_controller(struct udevice *dev);
  1147. /**
  1148. * pci_get_regions() - obtain pointers to all the region types
  1149. *
  1150. * @dev: Device to check
  1151. * @iop: Returns a pointer to the I/O region, or NULL if none
  1152. * @memp: Returns a pointer to the memory region, or NULL if none
  1153. * @prefp: Returns a pointer to the pre-fetch region, or NULL if none
  1154. * @return the number of non-NULL regions returned, normally 3
  1155. */
  1156. int pci_get_regions(struct udevice *dev, struct pci_region **iop,
  1157. struct pci_region **memp, struct pci_region **prefp);
  1158. /**
  1159. * dm_pci_write_bar32() - Write the address of a BAR
  1160. *
  1161. * This writes a raw address to a bar
  1162. *
  1163. * @dev: PCI device to update
  1164. * @barnum: BAR number (0-5)
  1165. * @addr: BAR address
  1166. */
  1167. void dm_pci_write_bar32(struct udevice *dev, int barnum, u32 addr);
  1168. /**
  1169. * dm_pci_read_bar32() - read a base address register from a device
  1170. *
  1171. * @dev: Device to check
  1172. * @barnum: Bar number to read (numbered from 0)
  1173. * @return: value of BAR
  1174. */
  1175. u32 dm_pci_read_bar32(struct udevice *dev, int barnum);
  1176. /**
  1177. * dm_pci_bus_to_phys() - convert a PCI bus address to a physical address
  1178. *
  1179. * @dev: Device containing the PCI address
  1180. * @addr: PCI address to convert
  1181. * @flags: Flags for the region type (PCI_REGION_...)
  1182. * @return physical address corresponding to that PCI bus address
  1183. */
  1184. phys_addr_t dm_pci_bus_to_phys(struct udevice *dev, pci_addr_t addr,
  1185. unsigned long flags);
  1186. /**
  1187. * dm_pci_phys_to_bus() - convert a physical address to a PCI bus address
  1188. *
  1189. * @dev: Device containing the bus address
  1190. * @addr: Physical address to convert
  1191. * @flags: Flags for the region type (PCI_REGION_...)
  1192. * @return PCI bus address corresponding to that physical address
  1193. */
  1194. pci_addr_t dm_pci_phys_to_bus(struct udevice *dev, phys_addr_t addr,
  1195. unsigned long flags);
  1196. /**
  1197. * dm_pci_map_bar() - get a virtual address associated with a BAR region
  1198. *
  1199. * Looks up a base address register and finds the physical memory address
  1200. * that corresponds to it.
  1201. * Can be used for 32b BARs 0-5 on type 0 functions and for 32b BARs 0-1 on
  1202. * type 1 functions.
  1203. * Can also be used on type 0 functions that support Enhanced Allocation for
  1204. * 32b/64b BARs. Note that duplicate BEI entries are not supported.
  1205. *
  1206. * @dev: Device to check
  1207. * @bar: Bar register offset (PCI_BASE_ADDRESS_...)
  1208. * @flags: Flags for the region type (PCI_REGION_...)
  1209. * @return: pointer to the virtual address to use or 0 on error
  1210. */
  1211. void *dm_pci_map_bar(struct udevice *dev, int bar, int flags);
  1212. /**
  1213. * dm_pci_find_next_capability() - find a capability starting from an offset
  1214. *
  1215. * Tell if a device supports a given PCI capability. Returns the
  1216. * address of the requested capability structure within the device's
  1217. * PCI configuration space or 0 in case the device does not support it.
  1218. *
  1219. * Possible values for @cap:
  1220. *
  1221. * %PCI_CAP_ID_MSI Message Signalled Interrupts
  1222. * %PCI_CAP_ID_PCIX PCI-X
  1223. * %PCI_CAP_ID_EXP PCI Express
  1224. * %PCI_CAP_ID_MSIX MSI-X
  1225. *
  1226. * See PCI_CAP_ID_xxx for the complete capability ID codes.
  1227. *
  1228. * @dev: PCI device to query
  1229. * @start: offset to start from
  1230. * @cap: capability code
  1231. * @return: capability address or 0 if not supported
  1232. */
  1233. int dm_pci_find_next_capability(struct udevice *dev, u8 start, int cap);
  1234. /**
  1235. * dm_pci_find_capability() - find a capability
  1236. *
  1237. * Tell if a device supports a given PCI capability. Returns the
  1238. * address of the requested capability structure within the device's
  1239. * PCI configuration space or 0 in case the device does not support it.
  1240. *
  1241. * Possible values for @cap:
  1242. *
  1243. * %PCI_CAP_ID_MSI Message Signalled Interrupts
  1244. * %PCI_CAP_ID_PCIX PCI-X
  1245. * %PCI_CAP_ID_EXP PCI Express
  1246. * %PCI_CAP_ID_MSIX MSI-X
  1247. *
  1248. * See PCI_CAP_ID_xxx for the complete capability ID codes.
  1249. *
  1250. * @dev: PCI device to query
  1251. * @cap: capability code
  1252. * @return: capability address or 0 if not supported
  1253. */
  1254. int dm_pci_find_capability(struct udevice *dev, int cap);
  1255. /**
  1256. * dm_pci_find_next_ext_capability() - find an extended capability
  1257. * starting from an offset
  1258. *
  1259. * Tell if a device supports a given PCI express extended capability.
  1260. * Returns the address of the requested extended capability structure
  1261. * within the device's PCI configuration space or 0 in case the device
  1262. * does not support it.
  1263. *
  1264. * Possible values for @cap:
  1265. *
  1266. * %PCI_EXT_CAP_ID_ERR Advanced Error Reporting
  1267. * %PCI_EXT_CAP_ID_VC Virtual Channel
  1268. * %PCI_EXT_CAP_ID_DSN Device Serial Number
  1269. * %PCI_EXT_CAP_ID_PWR Power Budgeting
  1270. *
  1271. * See PCI_EXT_CAP_ID_xxx for the complete extended capability ID codes.
  1272. *
  1273. * @dev: PCI device to query
  1274. * @start: offset to start from
  1275. * @cap: extended capability code
  1276. * @return: extended capability address or 0 if not supported
  1277. */
  1278. int dm_pci_find_next_ext_capability(struct udevice *dev, int start, int cap);
  1279. /**
  1280. * dm_pci_find_ext_capability() - find an extended capability
  1281. *
  1282. * Tell if a device supports a given PCI express extended capability.
  1283. * Returns the address of the requested extended capability structure
  1284. * within the device's PCI configuration space or 0 in case the device
  1285. * does not support it.
  1286. *
  1287. * Possible values for @cap:
  1288. *
  1289. * %PCI_EXT_CAP_ID_ERR Advanced Error Reporting
  1290. * %PCI_EXT_CAP_ID_VC Virtual Channel
  1291. * %PCI_EXT_CAP_ID_DSN Device Serial Number
  1292. * %PCI_EXT_CAP_ID_PWR Power Budgeting
  1293. *
  1294. * See PCI_EXT_CAP_ID_xxx for the complete extended capability ID codes.
  1295. *
  1296. * @dev: PCI device to query
  1297. * @cap: extended capability code
  1298. * @return: extended capability address or 0 if not supported
  1299. */
  1300. int dm_pci_find_ext_capability(struct udevice *dev, int cap);
  1301. /**
  1302. * dm_pci_flr() - Perform FLR if the device suppoorts it
  1303. *
  1304. * @dev: PCI device to reset
  1305. * @return: 0 if OK, -ENOENT if FLR is not supported by dev
  1306. */
  1307. int dm_pci_flr(struct udevice *dev);
  1308. #define dm_pci_virt_to_bus(dev, addr, flags) \
  1309. dm_pci_phys_to_bus(dev, (virt_to_phys(addr)), (flags))
  1310. #define dm_pci_bus_to_virt(dev, addr, flags, len, map_flags) \
  1311. map_physmem(dm_pci_bus_to_phys(dev, (addr), (flags)), \
  1312. (len), (map_flags))
  1313. #define dm_pci_phys_to_mem(dev, addr) \
  1314. dm_pci_phys_to_bus((dev), (addr), PCI_REGION_MEM)
  1315. #define dm_pci_mem_to_phys(dev, addr) \
  1316. dm_pci_bus_to_phys((dev), (addr), PCI_REGION_MEM)
  1317. #define dm_pci_phys_to_io(dev, addr) \
  1318. dm_pci_phys_to_bus((dev), (addr), PCI_REGION_IO)
  1319. #define dm_pci_io_to_phys(dev, addr) \
  1320. dm_pci_bus_to_phys((dev), (addr), PCI_REGION_IO)
  1321. #define dm_pci_virt_to_mem(dev, addr) \
  1322. dm_pci_virt_to_bus((dev), (addr), PCI_REGION_MEM)
  1323. #define dm_pci_mem_to_virt(dev, addr, len, map_flags) \
  1324. dm_pci_bus_to_virt((dev), (addr), PCI_REGION_MEM, (len), (map_flags))
  1325. #define dm_pci_virt_to_io(dev, addr) \
  1326. dm_pci_virt_to_bus((dev), (addr), PCI_REGION_IO)
  1327. #define dm_pci_io_to_virt(dev, addr, len, map_flags) \
  1328. dm_pci_bus_to_virt((dev), (addr), PCI_REGION_IO, (len), (map_flags))
  1329. /**
  1330. * dm_pci_find_device() - find a device by vendor/device ID
  1331. *
  1332. * @vendor: Vendor ID
  1333. * @device: Device ID
  1334. * @index: 0 to find the first match, 1 for second, etc.
  1335. * @devp: Returns pointer to the device, if found
  1336. * @return 0 if found, -ve on error
  1337. */
  1338. int dm_pci_find_device(unsigned int vendor, unsigned int device, int index,
  1339. struct udevice **devp);
  1340. /**
  1341. * dm_pci_find_class() - find a device by class
  1342. *
  1343. * @find_class: 3-byte (24-bit) class value to find
  1344. * @index: 0 to find the first match, 1 for second, etc.
  1345. * @devp: Returns pointer to the device, if found
  1346. * @return 0 if found, -ve on error
  1347. */
  1348. int dm_pci_find_class(uint find_class, int index, struct udevice **devp);
  1349. /**
  1350. * struct pci_emul_uc_priv - holds info about an emulator device
  1351. *
  1352. * There is always at most one emulator per client
  1353. *
  1354. * @client: Client device if any, else NULL
  1355. */
  1356. struct pci_emul_uc_priv {
  1357. struct udevice *client;
  1358. };
  1359. /**
  1360. * struct dm_pci_emul_ops - PCI device emulator operations
  1361. */
  1362. struct dm_pci_emul_ops {
  1363. /**
  1364. * read_config() - Read a PCI configuration value
  1365. *
  1366. * @dev: Emulated device to read from
  1367. * @offset: Byte offset within the device's configuration space
  1368. * @valuep: Place to put the returned value
  1369. * @size: Access size
  1370. * @return 0 if OK, -ve on error
  1371. */
  1372. int (*read_config)(struct udevice *dev, uint offset, ulong *valuep,
  1373. enum pci_size_t size);
  1374. /**
  1375. * write_config() - Write a PCI configuration value
  1376. *
  1377. * @dev: Emulated device to write to
  1378. * @offset: Byte offset within the device's configuration space
  1379. * @value: Value to write
  1380. * @size: Access size
  1381. * @return 0 if OK, -ve on error
  1382. */
  1383. int (*write_config)(struct udevice *dev, uint offset, ulong value,
  1384. enum pci_size_t size);
  1385. /**
  1386. * read_io() - Read a PCI I/O value
  1387. *
  1388. * @dev: Emulated device to read from
  1389. * @addr: I/O address to read
  1390. * @valuep: Place to put the returned value
  1391. * @size: Access size
  1392. * @return 0 if OK, -ENOENT if @addr is not mapped by this device,
  1393. * other -ve value on error
  1394. */
  1395. int (*read_io)(struct udevice *dev, unsigned int addr, ulong *valuep,
  1396. enum pci_size_t size);
  1397. /**
  1398. * write_io() - Write a PCI I/O value
  1399. *
  1400. * @dev: Emulated device to write from
  1401. * @addr: I/O address to write
  1402. * @value: Value to write
  1403. * @size: Access size
  1404. * @return 0 if OK, -ENOENT if @addr is not mapped by this device,
  1405. * other -ve value on error
  1406. */
  1407. int (*write_io)(struct udevice *dev, unsigned int addr,
  1408. ulong value, enum pci_size_t size);
  1409. /**
  1410. * map_physmem() - Map a device into sandbox memory
  1411. *
  1412. * @dev: Emulated device to map
  1413. * @addr: Memory address, normally corresponding to a PCI BAR.
  1414. * The device should have been configured to have a BAR
  1415. * at this address.
  1416. * @lenp: On entry, the size of the area to map, On exit it is
  1417. * updated to the size actually mapped, which may be less
  1418. * if the device has less space
  1419. * @ptrp: Returns a pointer to the mapped address. The device's
  1420. * space can be accessed as @lenp bytes starting here
  1421. * @return 0 if OK, -ENOENT if @addr is not mapped by this device,
  1422. * other -ve value on error
  1423. */
  1424. int (*map_physmem)(struct udevice *dev, phys_addr_t addr,
  1425. unsigned long *lenp, void **ptrp);
  1426. /**
  1427. * unmap_physmem() - undo a memory mapping
  1428. *
  1429. * This must be called after map_physmem() to undo the mapping.
  1430. * Some devices can use this to check what has been written into
  1431. * their mapped memory and perform an operations they require on it.
  1432. * In this way, map/unmap can be used as a sort of handshake between
  1433. * the emulated device and its users.
  1434. *
  1435. * @dev: Emuated device to unmap
  1436. * @vaddr: Mapped memory address, as passed to map_physmem()
  1437. * @len: Size of area mapped, as returned by map_physmem()
  1438. * @return 0 if OK, -ve on error
  1439. */
  1440. int (*unmap_physmem)(struct udevice *dev, const void *vaddr,
  1441. unsigned long len);
  1442. };
  1443. /* Get access to a PCI device emulator's operations */
  1444. #define pci_get_emul_ops(dev) ((struct dm_pci_emul_ops *)(dev)->driver->ops)
  1445. /**
  1446. * sandbox_pci_get_emul() - Get the emulation device for a PCI device
  1447. *
  1448. * Searches for a suitable emulator for the given PCI bus device
  1449. *
  1450. * @bus: PCI bus to search
  1451. * @find_devfn: PCI device and function address (PCI_DEVFN())
  1452. * @containerp: Returns container device if found
  1453. * @emulp: Returns emulated device if found
  1454. * @return 0 if found, -ENODEV if not found
  1455. */
  1456. int sandbox_pci_get_emul(struct udevice *bus, pci_dev_t find_devfn,
  1457. struct udevice **containerp, struct udevice **emulp);
  1458. /**
  1459. * sandbox_pci_get_client() - Find the client for an emulation device
  1460. *
  1461. * @emul: Emulation device to check
  1462. * @devp: Returns the client device emulated by this device
  1463. * @return 0 if OK, -ENOENT if the device has no client yet
  1464. */
  1465. int sandbox_pci_get_client(struct udevice *emul, struct udevice **devp);
  1466. /**
  1467. * pci_get_devfn() - Extract the devfn from fdt_pci_addr of the device
  1468. *
  1469. * Get devfn from fdt_pci_addr of the specified device
  1470. *
  1471. * @dev: PCI device
  1472. * @return devfn in bits 15...8 if found, -ENODEV if not found
  1473. */
  1474. int pci_get_devfn(struct udevice *dev);
  1475. #endif /* CONFIG_DM_PCI */
  1476. /**
  1477. * PCI_DEVICE - macro used to describe a specific pci device
  1478. * @vend: the 16 bit PCI Vendor ID
  1479. * @dev: the 16 bit PCI Device ID
  1480. *
  1481. * This macro is used to create a struct pci_device_id that matches a
  1482. * specific device. The subvendor and subdevice fields will be set to
  1483. * PCI_ANY_ID.
  1484. */
  1485. #define PCI_DEVICE(vend, dev) \
  1486. .vendor = (vend), .device = (dev), \
  1487. .subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID
  1488. /**
  1489. * PCI_DEVICE_SUB - macro used to describe a specific pci device with subsystem
  1490. * @vend: the 16 bit PCI Vendor ID
  1491. * @dev: the 16 bit PCI Device ID
  1492. * @subvend: the 16 bit PCI Subvendor ID
  1493. * @subdev: the 16 bit PCI Subdevice ID
  1494. *
  1495. * This macro is used to create a struct pci_device_id that matches a
  1496. * specific device with subsystem information.
  1497. */
  1498. #define PCI_DEVICE_SUB(vend, dev, subvend, subdev) \
  1499. .vendor = (vend), .device = (dev), \
  1500. .subvendor = (subvend), .subdevice = (subdev)
  1501. /**
  1502. * PCI_DEVICE_CLASS - macro used to describe a specific pci device class
  1503. * @dev_class: the class, subclass, prog-if triple for this device
  1504. * @dev_class_mask: the class mask for this device
  1505. *
  1506. * This macro is used to create a struct pci_device_id that matches a
  1507. * specific PCI class. The vendor, device, subvendor, and subdevice
  1508. * fields will be set to PCI_ANY_ID.
  1509. */
  1510. #define PCI_DEVICE_CLASS(dev_class, dev_class_mask) \
  1511. .class = (dev_class), .class_mask = (dev_class_mask), \
  1512. .vendor = PCI_ANY_ID, .device = PCI_ANY_ID, \
  1513. .subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID
  1514. /**
  1515. * PCI_VDEVICE - macro used to describe a specific pci device in short form
  1516. * @vend: the vendor name
  1517. * @dev: the 16 bit PCI Device ID
  1518. *
  1519. * This macro is used to create a struct pci_device_id that matches a
  1520. * specific PCI device. The subvendor, and subdevice fields will be set
  1521. * to PCI_ANY_ID. The macro allows the next field to follow as the device
  1522. * private data.
  1523. */
  1524. #define PCI_VDEVICE(vend, dev) \
  1525. .vendor = PCI_VENDOR_ID_##vend, .device = (dev), \
  1526. .subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID, 0, 0
  1527. /**
  1528. * struct pci_driver_entry - Matches a driver to its pci_device_id list
  1529. * @driver: Driver to use
  1530. * @match: List of match records for this driver, terminated by {}
  1531. */
  1532. struct pci_driver_entry {
  1533. struct driver *driver;
  1534. const struct pci_device_id *match;
  1535. };
  1536. #define U_BOOT_PCI_DEVICE(__name, __match) \
  1537. ll_entry_declare(struct pci_driver_entry, __name, pci_driver_entry) = {\
  1538. .driver = llsym(struct driver, __name, driver), \
  1539. .match = __match, \
  1540. }
  1541. #endif /* __ASSEMBLY__ */
  1542. #endif /* _PCI_H */