ns16550.h 7.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254
  1. /*
  2. * NS16550 Serial Port
  3. * originally from linux source (arch/powerpc/boot/ns16550.h)
  4. *
  5. * Cleanup and unification
  6. * (C) 2009 by Detlev Zundel, DENX Software Engineering GmbH
  7. *
  8. * modified slightly to
  9. * have addresses as offsets from CONFIG_SYS_ISA_BASE
  10. * added a few more definitions
  11. * added prototypes for ns16550.c
  12. * reduced no of com ports to 2
  13. * modifications (c) Rob Taylor, Flying Pig Systems. 2000.
  14. *
  15. * added support for port on 64-bit bus
  16. * by Richard Danter (richard.danter@windriver.com), (C) 2005 Wind River Systems
  17. */
  18. /*
  19. * Note that the following macro magic uses the fact that the compiler
  20. * will not allocate storage for arrays of size 0
  21. */
  22. #include <linux/types.h>
  23. #ifdef CONFIG_DM_SERIAL
  24. /*
  25. * For driver model we always use one byte per register, and sort out the
  26. * differences in the driver
  27. */
  28. #define CONFIG_SYS_NS16550_REG_SIZE (-1)
  29. #endif
  30. #if !defined(CONFIG_SYS_NS16550_REG_SIZE) || (CONFIG_SYS_NS16550_REG_SIZE == 0)
  31. #error "Please define NS16550 registers size."
  32. #elif defined(CONFIG_SYS_NS16550_MEM32) && !defined(CONFIG_DM_SERIAL)
  33. #define UART_REG(x) u32 x
  34. #elif (CONFIG_SYS_NS16550_REG_SIZE > 0)
  35. #define UART_REG(x) \
  36. unsigned char prepad_##x[CONFIG_SYS_NS16550_REG_SIZE - 1]; \
  37. unsigned char x;
  38. #elif (CONFIG_SYS_NS16550_REG_SIZE < 0)
  39. #define UART_REG(x) \
  40. unsigned char x; \
  41. unsigned char postpad_##x[-CONFIG_SYS_NS16550_REG_SIZE - 1];
  42. #endif
  43. /**
  44. * struct ns16550_platdata - information about a NS16550 port
  45. *
  46. * @base: Base register address
  47. * @reg_width: IO accesses size of registers (in bytes)
  48. * @reg_shift: Shift size of registers (0=byte, 1=16bit, 2=32bit...)
  49. * @clock: UART base clock speed in Hz
  50. * @bdf: PCI slot/function (pci_dev_t)
  51. */
  52. struct ns16550_platdata {
  53. unsigned long base;
  54. int reg_width;
  55. int reg_shift;
  56. int reg_offset;
  57. int clock;
  58. u32 fcr;
  59. #if defined(CONFIG_PCI) && defined(CONFIG_SPL)
  60. int bdf;
  61. #endif
  62. };
  63. struct udevice;
  64. struct NS16550 {
  65. UART_REG(rbr); /* 0 */
  66. UART_REG(ier); /* 1 */
  67. UART_REG(fcr); /* 2 */
  68. UART_REG(lcr); /* 3 */
  69. UART_REG(mcr); /* 4 */
  70. UART_REG(lsr); /* 5 */
  71. UART_REG(msr); /* 6 */
  72. UART_REG(spr); /* 7 */
  73. #ifdef CONFIG_SOC_DA8XX
  74. UART_REG(reg8); /* 8 */
  75. UART_REG(reg9); /* 9 */
  76. UART_REG(revid1); /* A */
  77. UART_REG(revid2); /* B */
  78. UART_REG(pwr_mgmt); /* C */
  79. UART_REG(mdr1); /* D */
  80. #else
  81. UART_REG(mdr1); /* 8 */
  82. UART_REG(reg9); /* 9 */
  83. UART_REG(regA); /* A */
  84. UART_REG(regB); /* B */
  85. UART_REG(regC); /* C */
  86. UART_REG(regD); /* D */
  87. UART_REG(regE); /* E */
  88. UART_REG(uasr); /* F */
  89. UART_REG(scr); /* 10*/
  90. UART_REG(ssr); /* 11*/
  91. #endif
  92. #ifdef CONFIG_DM_SERIAL
  93. struct ns16550_platdata *plat;
  94. #endif
  95. };
  96. #define thr rbr
  97. #define iir fcr
  98. #define dll rbr
  99. #define dlm ier
  100. typedef struct NS16550 *NS16550_t;
  101. /*
  102. * These are the definitions for the FIFO Control Register
  103. */
  104. #define UART_FCR_FIFO_EN 0x01 /* Fifo enable */
  105. #define UART_FCR_CLEAR_RCVR 0x02 /* Clear the RCVR FIFO */
  106. #define UART_FCR_CLEAR_XMIT 0x04 /* Clear the XMIT FIFO */
  107. #define UART_FCR_DMA_SELECT 0x08 /* For DMA applications */
  108. #define UART_FCR_TRIGGER_MASK 0xC0 /* Mask for the FIFO trigger range */
  109. #define UART_FCR_TRIGGER_1 0x00 /* Mask for trigger set at 1 */
  110. #define UART_FCR_TRIGGER_4 0x40 /* Mask for trigger set at 4 */
  111. #define UART_FCR_TRIGGER_8 0x80 /* Mask for trigger set at 8 */
  112. #define UART_FCR_TRIGGER_14 0xC0 /* Mask for trigger set at 14 */
  113. #define UART_FCR_RXSR 0x02 /* Receiver soft reset */
  114. #define UART_FCR_TXSR 0x04 /* Transmitter soft reset */
  115. /* Ingenic JZ47xx specific UART-enable bit. */
  116. #define UART_FCR_UME 0x10
  117. /* Clear & enable FIFOs */
  118. #define UART_FCR_DEFVAL (UART_FCR_FIFO_EN | \
  119. UART_FCR_RXSR | \
  120. UART_FCR_TXSR)
  121. /*
  122. * These are the definitions for the Modem Control Register
  123. */
  124. #define UART_MCR_DTR 0x01 /* DTR */
  125. #define UART_MCR_RTS 0x02 /* RTS */
  126. #define UART_MCR_OUT1 0x04 /* Out 1 */
  127. #define UART_MCR_OUT2 0x08 /* Out 2 */
  128. #define UART_MCR_LOOP 0x10 /* Enable loopback test mode */
  129. #define UART_MCR_AFE 0x20 /* Enable auto-RTS/CTS */
  130. #define UART_MCR_DMA_EN 0x04
  131. #define UART_MCR_TX_DFR 0x08
  132. /*
  133. * These are the definitions for the Line Control Register
  134. *
  135. * Note: if the word length is 5 bits (UART_LCR_WLEN5), then setting
  136. * UART_LCR_STOP will select 1.5 stop bits, not 2 stop bits.
  137. */
  138. #define UART_LCR_WLS_MSK 0x03 /* character length select mask */
  139. #define UART_LCR_WLS_5 0x00 /* 5 bit character length */
  140. #define UART_LCR_WLS_6 0x01 /* 6 bit character length */
  141. #define UART_LCR_WLS_7 0x02 /* 7 bit character length */
  142. #define UART_LCR_WLS_8 0x03 /* 8 bit character length */
  143. #define UART_LCR_STB 0x04 /* # stop Bits, off=1, on=1.5 or 2) */
  144. #define UART_LCR_PEN 0x08 /* Parity eneble */
  145. #define UART_LCR_EPS 0x10 /* Even Parity Select */
  146. #define UART_LCR_STKP 0x20 /* Stick Parity */
  147. #define UART_LCR_SBRK 0x40 /* Set Break */
  148. #define UART_LCR_BKSE 0x80 /* Bank select enable */
  149. #define UART_LCR_DLAB 0x80 /* Divisor latch access bit */
  150. /*
  151. * These are the definitions for the Line Status Register
  152. */
  153. #define UART_LSR_DR 0x01 /* Data ready */
  154. #define UART_LSR_OE 0x02 /* Overrun */
  155. #define UART_LSR_PE 0x04 /* Parity error */
  156. #define UART_LSR_FE 0x08 /* Framing error */
  157. #define UART_LSR_BI 0x10 /* Break */
  158. #define UART_LSR_THRE 0x20 /* Xmit holding register empty */
  159. #define UART_LSR_TEMT 0x40 /* Xmitter empty */
  160. #define UART_LSR_ERR 0x80 /* Error */
  161. #define UART_MSR_DCD 0x80 /* Data Carrier Detect */
  162. #define UART_MSR_RI 0x40 /* Ring Indicator */
  163. #define UART_MSR_DSR 0x20 /* Data Set Ready */
  164. #define UART_MSR_CTS 0x10 /* Clear to Send */
  165. #define UART_MSR_DDCD 0x08 /* Delta DCD */
  166. #define UART_MSR_TERI 0x04 /* Trailing edge ring indicator */
  167. #define UART_MSR_DDSR 0x02 /* Delta DSR */
  168. #define UART_MSR_DCTS 0x01 /* Delta CTS */
  169. /*
  170. * These are the definitions for the Interrupt Identification Register
  171. */
  172. #define UART_IIR_NO_INT 0x01 /* No interrupts pending */
  173. #define UART_IIR_ID 0x06 /* Mask for the interrupt ID */
  174. #define UART_IIR_MSI 0x00 /* Modem status interrupt */
  175. #define UART_IIR_THRI 0x02 /* Transmitter holding register empty */
  176. #define UART_IIR_RDI 0x04 /* Receiver data interrupt */
  177. #define UART_IIR_RLSI 0x06 /* Receiver line status interrupt */
  178. /*
  179. * These are the definitions for the Interrupt Enable Register
  180. */
  181. #define UART_IER_MSI 0x08 /* Enable Modem status interrupt */
  182. #define UART_IER_RLSI 0x04 /* Enable receiver line status interrupt */
  183. #define UART_IER_THRI 0x02 /* Enable Transmitter holding register int. */
  184. #define UART_IER_RDI 0x01 /* Enable receiver data interrupt */
  185. /* useful defaults for LCR */
  186. #define UART_LCR_8N1 0x03
  187. void NS16550_init(NS16550_t com_port, int baud_divisor);
  188. void NS16550_putc(NS16550_t com_port, char c);
  189. char NS16550_getc(NS16550_t com_port);
  190. int NS16550_tstc(NS16550_t com_port);
  191. void NS16550_reinit(NS16550_t com_port, int baud_divisor);
  192. /**
  193. * ns16550_calc_divisor() - calculate the divisor given clock and baud rate
  194. *
  195. * Given the UART input clock and required baudrate, calculate the divisor
  196. * that should be used.
  197. *
  198. * @port: UART port
  199. * @clock: UART input clock speed in Hz
  200. * @baudrate: Required baud rate
  201. * @return baud rate divisor that should be used
  202. */
  203. int ns16550_calc_divisor(NS16550_t port, int clock, int baudrate);
  204. /**
  205. * ns16550_serial_ofdata_to_platdata() - convert DT to platform data
  206. *
  207. * Decode a device tree node for an ns16550 device. This includes the
  208. * register base address and register shift properties. The caller must set
  209. * up the clock frequency.
  210. *
  211. * @dev: dev to decode platform data for
  212. * @return: 0 if OK, -EINVAL on error
  213. */
  214. int ns16550_serial_ofdata_to_platdata(struct udevice *dev);
  215. /**
  216. * ns16550_serial_probe() - probe a serial port
  217. *
  218. * This sets up the serial port ready for use, except for the baud rate
  219. * @return 0, or -ve on error
  220. */
  221. int ns16550_serial_probe(struct udevice *dev);
  222. /**
  223. * struct ns16550_serial_ops - ns16550 serial operations
  224. *
  225. * These should be used by the client driver for the driver's 'ops' member
  226. */
  227. extern const struct dm_serial_ops ns16550_serial_ops;