psci.h 3.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101
  1. /*
  2. * ARM Power State and Coordination Interface (PSCI) header
  3. *
  4. * This header holds common PSCI defines and macros shared
  5. * by: ARM kernel, ARM64 kernel, KVM ARM/ARM64 and user space.
  6. *
  7. * Copyright (C) 2014 Linaro Ltd.
  8. * Author: Anup Patel <anup.patel@linaro.org>
  9. */
  10. #ifndef _UAPI_LINUX_PSCI_H
  11. #define _UAPI_LINUX_PSCI_H
  12. /*
  13. * PSCI v0.1 interface
  14. *
  15. * The PSCI v0.1 function numbers are implementation defined.
  16. *
  17. * Only PSCI return values such as: SUCCESS, NOT_SUPPORTED,
  18. * INVALID_PARAMS, and DENIED defined below are applicable
  19. * to PSCI v0.1.
  20. */
  21. /* PSCI v0.2 interface */
  22. #define PSCI_0_2_FN_BASE 0x84000000
  23. #define PSCI_0_2_FN(n) (PSCI_0_2_FN_BASE + (n))
  24. #define PSCI_0_2_64BIT 0x40000000
  25. #define PSCI_0_2_FN64_BASE \
  26. (PSCI_0_2_FN_BASE + PSCI_0_2_64BIT)
  27. #define PSCI_0_2_FN64(n) (PSCI_0_2_FN64_BASE + (n))
  28. #define PSCI_0_2_FN_PSCI_VERSION PSCI_0_2_FN(0)
  29. #define PSCI_0_2_FN_CPU_SUSPEND PSCI_0_2_FN(1)
  30. #define PSCI_0_2_FN_CPU_OFF PSCI_0_2_FN(2)
  31. #define PSCI_0_2_FN_CPU_ON PSCI_0_2_FN(3)
  32. #define PSCI_0_2_FN_AFFINITY_INFO PSCI_0_2_FN(4)
  33. #define PSCI_0_2_FN_MIGRATE PSCI_0_2_FN(5)
  34. #define PSCI_0_2_FN_MIGRATE_INFO_TYPE PSCI_0_2_FN(6)
  35. #define PSCI_0_2_FN_MIGRATE_INFO_UP_CPU PSCI_0_2_FN(7)
  36. #define PSCI_0_2_FN_SYSTEM_OFF PSCI_0_2_FN(8)
  37. #define PSCI_0_2_FN_SYSTEM_RESET PSCI_0_2_FN(9)
  38. #define PSCI_0_2_FN64_CPU_SUSPEND PSCI_0_2_FN64(1)
  39. #define PSCI_0_2_FN64_CPU_ON PSCI_0_2_FN64(3)
  40. #define PSCI_0_2_FN64_AFFINITY_INFO PSCI_0_2_FN64(4)
  41. #define PSCI_0_2_FN64_MIGRATE PSCI_0_2_FN64(5)
  42. #define PSCI_0_2_FN64_MIGRATE_INFO_UP_CPU PSCI_0_2_FN64(7)
  43. /* PSCI v0.2 power state encoding for CPU_SUSPEND function */
  44. #define PSCI_0_2_POWER_STATE_ID_MASK 0xffff
  45. #define PSCI_0_2_POWER_STATE_ID_SHIFT 0
  46. #define PSCI_0_2_POWER_STATE_TYPE_SHIFT 16
  47. #define PSCI_0_2_POWER_STATE_TYPE_MASK \
  48. (0x1 << PSCI_0_2_POWER_STATE_TYPE_SHIFT)
  49. #define PSCI_0_2_POWER_STATE_AFFL_SHIFT 24
  50. #define PSCI_0_2_POWER_STATE_AFFL_MASK \
  51. (0x3 << PSCI_0_2_POWER_STATE_AFFL_SHIFT)
  52. /* PSCI v0.2 affinity level state returned by AFFINITY_INFO */
  53. #define PSCI_0_2_AFFINITY_LEVEL_ON 0
  54. #define PSCI_0_2_AFFINITY_LEVEL_OFF 1
  55. #define PSCI_0_2_AFFINITY_LEVEL_ON_PENDING 2
  56. /* PSCI v0.2 multicore support in Trusted OS returned by MIGRATE_INFO_TYPE */
  57. #define PSCI_0_2_TOS_UP_MIGRATE 0
  58. #define PSCI_0_2_TOS_UP_NO_MIGRATE 1
  59. #define PSCI_0_2_TOS_MP 2
  60. /* PSCI version decoding (independent of PSCI version) */
  61. #define PSCI_VERSION_MAJOR_SHIFT 16
  62. #define PSCI_VERSION_MINOR_MASK \
  63. ((1U << PSCI_VERSION_MAJOR_SHIFT) - 1)
  64. #define PSCI_VERSION_MAJOR_MASK ~PSCI_VERSION_MINOR_MASK
  65. #define PSCI_VERSION_MAJOR(ver) \
  66. (((ver) & PSCI_VERSION_MAJOR_MASK) >> PSCI_VERSION_MAJOR_SHIFT)
  67. #define PSCI_VERSION_MINOR(ver) \
  68. ((ver) & PSCI_VERSION_MINOR_MASK)
  69. /* PSCI return values (inclusive of all PSCI versions) */
  70. #define PSCI_RET_SUCCESS 0
  71. #define PSCI_RET_NOT_SUPPORTED -1
  72. #define PSCI_RET_INVALID_PARAMS -2
  73. #define PSCI_RET_DENIED -3
  74. #define PSCI_RET_ALREADY_ON -4
  75. #define PSCI_RET_ON_PENDING -5
  76. #define PSCI_RET_INTERNAL_FAILURE -6
  77. #define PSCI_RET_NOT_PRESENT -7
  78. #define PSCI_RET_DISABLED -8
  79. #ifdef CONFIG_ARM_PSCI_FW
  80. unsigned long invoke_psci_fn(unsigned long a0, unsigned long a1,
  81. unsigned long a2, unsigned long a3);
  82. #else
  83. unsigned long invoke_psci_fn(unsigned long a0, unsigned long a1,
  84. unsigned long a2, unsigned long a3)
  85. {
  86. return PSCI_RET_DISABLED;
  87. }
  88. #endif
  89. #endif /* _UAPI_LINUX_PSCI_H */