doc2000.h 5.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Linux driver for Disk-On-Chip devices
  4. *
  5. * Copyright © 1999 Machine Vision Holdings, Inc.
  6. * Copyright © 1999-2010 David Woodhouse <dwmw2@infradead.org>
  7. * Copyright © 2002-2003 Greg Ungerer <gerg@snapgear.com>
  8. * Copyright © 2002-2003 SnapGear Inc
  9. *
  10. */
  11. #ifndef __MTD_DOC2000_H__
  12. #define __MTD_DOC2000_H__
  13. #include <linux/mtd/mtd.h>
  14. #if 0
  15. #include <linux/mutex.h>
  16. #endif
  17. #define DoC_Sig1 0
  18. #define DoC_Sig2 1
  19. #define DoC_ChipID 0x1000
  20. #define DoC_DOCStatus 0x1001
  21. #define DoC_DOCControl 0x1002
  22. #define DoC_FloorSelect 0x1003
  23. #define DoC_CDSNControl 0x1004
  24. #define DoC_CDSNDeviceSelect 0x1005
  25. #define DoC_ECCConf 0x1006
  26. #define DoC_2k_ECCStatus 0x1007
  27. #define DoC_CDSNSlowIO 0x100d
  28. #define DoC_ECCSyndrome0 0x1010
  29. #define DoC_ECCSyndrome1 0x1011
  30. #define DoC_ECCSyndrome2 0x1012
  31. #define DoC_ECCSyndrome3 0x1013
  32. #define DoC_ECCSyndrome4 0x1014
  33. #define DoC_ECCSyndrome5 0x1015
  34. #define DoC_AliasResolution 0x101b
  35. #define DoC_ConfigInput 0x101c
  36. #define DoC_ReadPipeInit 0x101d
  37. #define DoC_WritePipeTerm 0x101e
  38. #define DoC_LastDataRead 0x101f
  39. #define DoC_NOP 0x1020
  40. #define DoC_Mil_CDSN_IO 0x0800
  41. #define DoC_2k_CDSN_IO 0x1800
  42. #define DoC_Mplus_NOP 0x1002
  43. #define DoC_Mplus_AliasResolution 0x1004
  44. #define DoC_Mplus_DOCControl 0x1006
  45. #define DoC_Mplus_AccessStatus 0x1008
  46. #define DoC_Mplus_DeviceSelect 0x1008
  47. #define DoC_Mplus_Configuration 0x100a
  48. #define DoC_Mplus_OutputControl 0x100c
  49. #define DoC_Mplus_FlashControl 0x1020
  50. #define DoC_Mplus_FlashSelect 0x1022
  51. #define DoC_Mplus_FlashCmd 0x1024
  52. #define DoC_Mplus_FlashAddress 0x1026
  53. #define DoC_Mplus_FlashData0 0x1028
  54. #define DoC_Mplus_FlashData1 0x1029
  55. #define DoC_Mplus_ReadPipeInit 0x102a
  56. #define DoC_Mplus_LastDataRead 0x102c
  57. #define DoC_Mplus_LastDataRead1 0x102d
  58. #define DoC_Mplus_WritePipeTerm 0x102e
  59. #define DoC_Mplus_ECCSyndrome0 0x1040
  60. #define DoC_Mplus_ECCSyndrome1 0x1041
  61. #define DoC_Mplus_ECCSyndrome2 0x1042
  62. #define DoC_Mplus_ECCSyndrome3 0x1043
  63. #define DoC_Mplus_ECCSyndrome4 0x1044
  64. #define DoC_Mplus_ECCSyndrome5 0x1045
  65. #define DoC_Mplus_ECCConf 0x1046
  66. #define DoC_Mplus_Toggle 0x1046
  67. #define DoC_Mplus_DownloadStatus 0x1074
  68. #define DoC_Mplus_CtrlConfirm 0x1076
  69. #define DoC_Mplus_Power 0x1fff
  70. /* How to access the device?
  71. * On ARM, it'll be mmap'd directly with 32-bit wide accesses.
  72. * On PPC, it's mmap'd and 16-bit wide.
  73. * Others use readb/writeb
  74. */
  75. #if defined(__arm__)
  76. #define ReadDOC_(adr, reg) ((unsigned char)(*(volatile __u32 *)(((unsigned long)adr)+((reg)<<2))))
  77. #define WriteDOC_(d, adr, reg) do{ *(volatile __u32 *)(((unsigned long)adr)+((reg)<<2)) = (__u32)d; wmb();} while(0)
  78. #define DOC_IOREMAP_LEN 0x8000
  79. #elif defined(__ppc__)
  80. #define ReadDOC_(adr, reg) ((unsigned char)(*(volatile __u16 *)(((unsigned long)adr)+((reg)<<1))))
  81. #define WriteDOC_(d, adr, reg) do{ *(volatile __u16 *)(((unsigned long)adr)+((reg)<<1)) = (__u16)d; wmb();} while(0)
  82. #define DOC_IOREMAP_LEN 0x4000
  83. #else
  84. #define ReadDOC_(adr, reg) readb((void __iomem *)(adr) + (reg))
  85. #define WriteDOC_(d, adr, reg) writeb(d, (void __iomem *)(adr) + (reg))
  86. #define DOC_IOREMAP_LEN 0x2000
  87. #endif
  88. #if defined(__i386__) || defined(__x86_64__)
  89. #define USE_MEMCPY
  90. #endif
  91. /* These are provided to directly use the DoC_xxx defines */
  92. #define ReadDOC(adr, reg) ReadDOC_(adr,DoC_##reg)
  93. #define WriteDOC(d, adr, reg) WriteDOC_(d,adr,DoC_##reg)
  94. #define DOC_MODE_RESET 0
  95. #define DOC_MODE_NORMAL 1
  96. #define DOC_MODE_RESERVED1 2
  97. #define DOC_MODE_RESERVED2 3
  98. #define DOC_MODE_CLR_ERR 0x80
  99. #define DOC_MODE_RST_LAT 0x10
  100. #define DOC_MODE_BDECT 0x08
  101. #define DOC_MODE_MDWREN 0x04
  102. #define DOC_ChipID_Doc2k 0x20
  103. #define DOC_ChipID_Doc2kTSOP 0x21 /* internal number for MTD */
  104. #define DOC_ChipID_DocMil 0x30
  105. #define DOC_ChipID_DocMilPlus32 0x40
  106. #define DOC_ChipID_DocMilPlus16 0x41
  107. #define CDSN_CTRL_FR_B 0x80
  108. #define CDSN_CTRL_FR_B0 0x40
  109. #define CDSN_CTRL_FR_B1 0x80
  110. #define CDSN_CTRL_ECC_IO 0x20
  111. #define CDSN_CTRL_FLASH_IO 0x10
  112. #define CDSN_CTRL_WP 0x08
  113. #define CDSN_CTRL_ALE 0x04
  114. #define CDSN_CTRL_CLE 0x02
  115. #define CDSN_CTRL_CE 0x01
  116. #define DOC_ECC_RESET 0
  117. #define DOC_ECC_ERROR 0x80
  118. #define DOC_ECC_RW 0x20
  119. #define DOC_ECC__EN 0x08
  120. #define DOC_TOGGLE_BIT 0x04
  121. #define DOC_ECC_RESV 0x02
  122. #define DOC_ECC_IGNORE 0x01
  123. #define DOC_FLASH_CE 0x80
  124. #define DOC_FLASH_WP 0x40
  125. #define DOC_FLASH_BANK 0x02
  126. /* We have to also set the reserved bit 1 for enable */
  127. #define DOC_ECC_EN (DOC_ECC__EN | DOC_ECC_RESV)
  128. #define DOC_ECC_DIS (DOC_ECC_RESV)
  129. struct Nand {
  130. char floor, chip;
  131. unsigned long curadr;
  132. unsigned char curmode;
  133. /* Also some erase/write/pipeline info when we get that far */
  134. };
  135. #define MAX_FLOORS 4
  136. #define MAX_CHIPS 4
  137. #define MAX_FLOORS_MIL 1
  138. #define MAX_CHIPS_MIL 1
  139. #define MAX_FLOORS_MPLUS 2
  140. #define MAX_CHIPS_MPLUS 1
  141. #define ADDR_COLUMN 1
  142. #define ADDR_PAGE 2
  143. #define ADDR_COLUMN_PAGE 3
  144. struct DiskOnChip {
  145. unsigned long physadr;
  146. void __iomem *virtadr;
  147. unsigned long totlen;
  148. unsigned char ChipID; /* Type of DiskOnChip */
  149. int ioreg;
  150. unsigned long mfr; /* Flash IDs - only one type of flash per device */
  151. unsigned long id;
  152. int chipshift;
  153. char page256;
  154. char pageadrlen;
  155. char interleave; /* Internal interleaving - Millennium Plus style */
  156. unsigned long erasesize;
  157. int curfloor;
  158. int curchip;
  159. int numchips;
  160. struct Nand *chips;
  161. struct mtd_info *nextdoc;
  162. /* XXX U-BOOT XXX */
  163. #if 0
  164. struct mutex lock;
  165. #endif
  166. };
  167. int doc_decode_ecc(unsigned char sector[512], unsigned char ecc1[6]);
  168. /* XXX U-BOOT XXX */
  169. #if 1
  170. /*
  171. * NAND Flash Manufacturer ID Codes
  172. */
  173. #define NAND_MFR_TOSHIBA 0x98
  174. #define NAND_MFR_SAMSUNG 0xec
  175. #endif
  176. #endif /* __MTD_DOC2000_H__ */