imximage.h 5.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * (C) Copyright 2009
  4. * Stefano Babic, DENX Software Engineering, sbabic@denx.de.
  5. */
  6. #ifndef _IMXIMAGE_H_
  7. #define _IMXIMAGE_H_
  8. #define MAX_HW_CFG_SIZE_V2 220 /* Max number of registers imx can set for v2 */
  9. #define MAX_PLUGIN_CODE_SIZE (64 * 1024)
  10. #define MAX_HW_CFG_SIZE_V1 60 /* Max number of registers imx can set for v1 */
  11. #define APP_CODE_BARKER 0xB1
  12. #define DCD_BARKER 0xB17219E9
  13. /* Specify the offset of the IVT in the IMX header as expected by BootROM */
  14. #define BOOTROM_IVT_HDR_OFFSET 0xC00
  15. /*
  16. * NOTE: This file must be kept in sync with arch/arm/include/asm/\
  17. * mach-imx/imximage.cfg because tools/imximage.c can not
  18. * cross-include headers from arch/arm/ and vice-versa.
  19. */
  20. #define CMD_DATA_STR "DATA"
  21. /* Initial Vector Table Offset */
  22. #define FLASH_OFFSET_UNDEFINED 0xFFFFFFFF
  23. #define FLASH_OFFSET_STANDARD 0x400
  24. #define FLASH_OFFSET_NAND FLASH_OFFSET_STANDARD
  25. #define FLASH_OFFSET_SD FLASH_OFFSET_STANDARD
  26. #define FLASH_OFFSET_SPI FLASH_OFFSET_STANDARD
  27. #define FLASH_OFFSET_ONENAND 0x100
  28. #define FLASH_OFFSET_NOR 0x1000
  29. #define FLASH_OFFSET_SATA FLASH_OFFSET_STANDARD
  30. #define FLASH_OFFSET_QSPI 0x1000
  31. #define FLASH_OFFSET_FLEXSPI 0x1000
  32. /* Initial Load Region Size */
  33. #define FLASH_LOADSIZE_UNDEFINED 0xFFFFFFFF
  34. #define FLASH_LOADSIZE_STANDARD 0x1000
  35. #define FLASH_LOADSIZE_NAND FLASH_LOADSIZE_STANDARD
  36. #define FLASH_LOADSIZE_SD FLASH_LOADSIZE_STANDARD
  37. #define FLASH_LOADSIZE_SPI FLASH_LOADSIZE_STANDARD
  38. #define FLASH_LOADSIZE_ONENAND 0x400
  39. #define FLASH_LOADSIZE_NOR 0x0 /* entire image */
  40. #define FLASH_LOADSIZE_SATA FLASH_LOADSIZE_STANDARD
  41. #define FLASH_LOADSIZE_QSPI 0x0 /* entire image */
  42. /* Command tags and parameters */
  43. #define IVT_HEADER_TAG 0xD1
  44. #define IVT_VERSION 0x40
  45. #define IVT_VERSION_V3 0x41
  46. #define DCD_HEADER_TAG 0xD2
  47. #define DCD_VERSION 0x40
  48. #define DCD_WRITE_DATA_COMMAND_TAG 0xCC
  49. #define DCD_WRITE_DATA_PARAM 0x4
  50. #define DCD_WRITE_CLR_BIT_PARAM 0xC
  51. #define DCD_WRITE_SET_BIT_PARAM 0x1C
  52. #define DCD_CHECK_DATA_COMMAND_TAG 0xCF
  53. #define DCD_CHECK_BITS_SET_PARAM 0x14
  54. #define DCD_CHECK_BITS_CLR_PARAM 0x04
  55. #ifndef __ASSEMBLY__
  56. enum imximage_cmd {
  57. CMD_INVALID,
  58. CMD_IMAGE_VERSION,
  59. CMD_BOOT_FROM,
  60. CMD_BOOT_OFFSET,
  61. CMD_WRITE_DATA,
  62. CMD_WRITE_CLR_BIT,
  63. CMD_WRITE_SET_BIT,
  64. CMD_CHECK_BITS_SET,
  65. CMD_CHECK_BITS_CLR,
  66. CMD_CSF,
  67. CMD_PLUGIN,
  68. /* Follwoing on i.MX8MQ/MM */
  69. CMD_FIT,
  70. CMD_SIGNED_HDMI,
  71. CMD_LOADER,
  72. CMD_SECOND_LOADER,
  73. CMD_DDR_FW,
  74. CMD_ROM_VERSION,
  75. };
  76. enum imximage_fld_types {
  77. CFG_INVALID = -1,
  78. CFG_COMMAND,
  79. CFG_REG_SIZE,
  80. CFG_REG_ADDRESS,
  81. CFG_REG_VALUE
  82. };
  83. enum imximage_version {
  84. IMXIMAGE_VER_INVALID = -1,
  85. IMXIMAGE_V1 = 1,
  86. IMXIMAGE_V2,
  87. IMXIMAGE_V3
  88. };
  89. typedef struct {
  90. uint32_t type; /* Type of pointer (byte, halfword, word, wait/read) */
  91. uint32_t addr; /* Address to write to */
  92. uint32_t value; /* Data to write */
  93. } dcd_type_addr_data_t;
  94. typedef struct {
  95. uint32_t barker; /* Barker for sanity check */
  96. uint32_t length; /* Device configuration length (without preamble) */
  97. } dcd_preamble_t;
  98. typedef struct {
  99. dcd_preamble_t preamble;
  100. dcd_type_addr_data_t addr_data[MAX_HW_CFG_SIZE_V1];
  101. } dcd_v1_t;
  102. typedef struct {
  103. uint32_t app_code_jump_vector;
  104. uint32_t app_code_barker;
  105. uint32_t app_code_csf;
  106. uint32_t dcd_ptr_ptr;
  107. uint32_t super_root_key;
  108. uint32_t dcd_ptr;
  109. uint32_t app_dest_ptr;
  110. } flash_header_v1_t;
  111. typedef struct {
  112. uint32_t length; /* Length of data to be read from flash */
  113. } flash_cfg_parms_t;
  114. typedef struct {
  115. flash_header_v1_t fhdr;
  116. dcd_v1_t dcd_table;
  117. flash_cfg_parms_t ext_header;
  118. } imx_header_v1_t;
  119. typedef struct {
  120. uint32_t addr;
  121. uint32_t value;
  122. } dcd_addr_data_t;
  123. typedef struct {
  124. uint8_t tag;
  125. uint16_t length;
  126. uint8_t version;
  127. } __attribute__((packed)) ivt_header_t;
  128. typedef struct {
  129. uint8_t tag;
  130. uint16_t length;
  131. uint8_t param;
  132. } __attribute__((packed)) write_dcd_command_t;
  133. struct dcd_v2_cmd {
  134. write_dcd_command_t write_dcd_command;
  135. dcd_addr_data_t addr_data[MAX_HW_CFG_SIZE_V2];
  136. };
  137. typedef struct {
  138. ivt_header_t header;
  139. struct dcd_v2_cmd dcd_cmd;
  140. uint32_t padding[1]; /* end up on an 8-byte boundary */
  141. } dcd_v2_t;
  142. typedef struct {
  143. uint32_t start;
  144. uint32_t size;
  145. uint32_t plugin;
  146. } boot_data_t;
  147. typedef struct {
  148. ivt_header_t header;
  149. uint32_t entry;
  150. uint32_t reserved1;
  151. uint32_t dcd_ptr;
  152. uint32_t boot_data_ptr;
  153. uint32_t self;
  154. uint32_t csf;
  155. uint32_t reserved2;
  156. } flash_header_v2_t;
  157. typedef struct {
  158. flash_header_v2_t fhdr;
  159. boot_data_t boot_data;
  160. union {
  161. dcd_v2_t dcd_table;
  162. char plugin_code[MAX_PLUGIN_CODE_SIZE];
  163. } data;
  164. } imx_header_v2_t;
  165. typedef struct {
  166. flash_header_v2_t fhdr;
  167. boot_data_t boot_data;
  168. uint32_t padding[5];
  169. } imx_header_v3_t;
  170. /* The header must be aligned to 4k on MX53 for NAND boot */
  171. struct imx_header {
  172. union {
  173. imx_header_v1_t hdr_v1;
  174. imx_header_v2_t hdr_v2;
  175. } header;
  176. };
  177. typedef void (*set_dcd_val_t)(struct imx_header *imxhdr,
  178. char *name, int lineno,
  179. int fld, uint32_t value,
  180. uint32_t off);
  181. typedef void (*set_dcd_param_t)(struct imx_header *imxhdr, uint32_t dcd_len,
  182. int32_t cmd);
  183. typedef void (*set_dcd_rst_t)(struct imx_header *imxhdr,
  184. uint32_t dcd_len,
  185. char *name, int lineno);
  186. typedef void (*set_imx_hdr_t)(struct imx_header *imxhdr, uint32_t dcd_len,
  187. uint32_t entry_point, uint32_t flash_offset);
  188. #endif /* __ASSEMBLY__ */
  189. #endif /* _IMXIMAGE_H_ */