fsl_sfp.h 2.4 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright 2015 Freescale Semiconductor, Inc.
  4. */
  5. #ifndef _FSL_SFP_SNVS_
  6. #define _FSL_SFP_SNVS_
  7. #include <common.h>
  8. #include <config.h>
  9. #include <asm/io.h>
  10. #ifdef CONFIG_SYS_FSL_SRK_LE
  11. #define srk_in32(a) in_le32(a)
  12. #else
  13. #define srk_in32(a) in_be32(a)
  14. #endif
  15. #ifdef CONFIG_SYS_FSL_SFP_LE
  16. #define sfp_in32(a) in_le32(a)
  17. #define sfp_out32(a, v) out_le32(a, v)
  18. #define sfp_in16(a) in_le16(a)
  19. #elif defined(CONFIG_SYS_FSL_SFP_BE)
  20. #define sfp_in32(a) in_be32(a)
  21. #define sfp_out32(a, v) out_be32(a, v)
  22. #define sfp_in16(a) in_be16(a)
  23. #else
  24. #error Neither CONFIG_SYS_FSL_SFP_LE nor CONFIG_SYS_FSL_SFP_BE is defined
  25. #endif
  26. /* Number of SRKH registers */
  27. #define NUM_SRKH_REGS 8
  28. #if defined(CONFIG_SYS_FSL_SFP_VER_3_2) || \
  29. defined(CONFIG_SYS_FSL_SFP_VER_3_4)
  30. struct ccsr_sfp_regs {
  31. u32 ospr; /* 0x200 */
  32. u32 ospr1; /* 0x204 */
  33. u32 reserved1[4];
  34. u32 fswpr; /* 0x218 FSL Section Write Protect */
  35. u32 fsl_uid; /* 0x21c FSL UID 0 */
  36. u32 fsl_uid_1; /* 0x220 FSL UID 0 */
  37. u32 reserved2[12];
  38. u32 srk_hash[8]; /* 0x254 Super Root Key Hash */
  39. u32 oem_uid; /* 0x274 OEM UID 0*/
  40. u32 oem_uid_1; /* 0x278 OEM UID 1*/
  41. u32 oem_uid_2; /* 0x27c OEM UID 2*/
  42. u32 oem_uid_3; /* 0x280 OEM UID 3*/
  43. u32 oem_uid_4; /* 0x284 OEM UID 4*/
  44. u32 reserved3[8];
  45. };
  46. #elif defined(CONFIG_SYS_FSL_SFP_VER_3_0)
  47. struct ccsr_sfp_regs {
  48. u32 ospr; /* 0x200 */
  49. u32 reserved0[14];
  50. u32 srk_hash[NUM_SRKH_REGS]; /* 0x23c Super Root Key Hash */
  51. u32 oem_uid; /* 0x9c OEM Unique ID */
  52. u8 reserved2[0x04];
  53. u32 ovpr; /* 0xA4 Intent To Secure */
  54. u8 reserved4[0x08];
  55. u32 fsl_uid; /* 0xB0 FSL Unique ID */
  56. u8 reserved5[0x04];
  57. u32 fsl_spfr0; /* Scratch Pad Fuse Register 0 */
  58. u32 fsl_spfr1; /* Scratch Pad Fuse Register 1 */
  59. };
  60. #else
  61. struct ccsr_sfp_regs {
  62. u8 reserved0[0x40];
  63. u32 ospr; /* 0x40 OEM Security Policy Register */
  64. u8 reserved2[0x38];
  65. u32 srk_hash[8]; /* 0x7c Super Root Key Hash */
  66. u32 oem_uid; /* 0x9c OEM Unique ID */
  67. u8 reserved4[0x4];
  68. u32 ovpr; /* 0xA4 OEM Validation Policy Register */
  69. u8 reserved8[0x8];
  70. u32 fsl_uid; /* 0xB0 FSL Unique ID */
  71. };
  72. #endif
  73. #define ITS_MASK 0x00000004
  74. #define ITS_BIT 2
  75. #if defined(CONFIG_SYS_FSL_SFP_VER_3_4)
  76. #define OSPR_KEY_REVOC_SHIFT 9
  77. #define OSPR_KEY_REVOC_MASK 0x0000fe00
  78. #else
  79. #define OSPR_KEY_REVOC_SHIFT 13
  80. #define OSPR_KEY_REVOC_MASK 0x0000e000
  81. #endif /* CONFIG_SYS_FSL_SFP_VER_3_4 */
  82. #endif