fsl_csu.h 656 B

1234567891011121314151617181920212223242526272829303132333435
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright 2015 Freescale Semiconductor
  4. *
  5. */
  6. #ifndef __FSL_CSU_H__
  7. #define __FSL_CSU_H__
  8. enum csu_cslx_access {
  9. CSU_NS_SUP_R = 0x08,
  10. CSU_NS_SUP_W = 0x80,
  11. CSU_NS_SUP_RW = 0x88,
  12. CSU_NS_USER_R = 0x04,
  13. CSU_NS_USER_W = 0x40,
  14. CSU_NS_USER_RW = 0x44,
  15. CSU_S_SUP_R = 0x02,
  16. CSU_S_SUP_W = 0x20,
  17. CSU_S_SUP_RW = 0x22,
  18. CSU_S_USER_R = 0x01,
  19. CSU_S_USER_W = 0x10,
  20. CSU_S_USER_RW = 0x11,
  21. CSU_ALL_RW = 0xff,
  22. };
  23. struct csu_ns_dev {
  24. unsigned long ind;
  25. uint32_t val;
  26. };
  27. void enable_layerscape_ns_access(void);
  28. void set_devices_ns_access(unsigned long, u16 val);
  29. void set_pcie_ns_access(int pcie, u16 val);
  30. #endif