r8a7794-cpg-mssr.h 1.1 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243
  1. /* SPDX-License-Identifier: GPL-2.0+
  2. *
  3. * Copyright (C) 2015 Renesas Electronics Corp.
  4. */
  5. #ifndef __DT_BINDINGS_CLOCK_R8A7794_CPG_MSSR_H__
  6. #define __DT_BINDINGS_CLOCK_R8A7794_CPG_MSSR_H__
  7. #include <dt-bindings/clock/renesas-cpg-mssr.h>
  8. /* r8a7794 CPG Core Clocks */
  9. #define R8A7794_CLK_Z2 0
  10. #define R8A7794_CLK_ZG 1
  11. #define R8A7794_CLK_ZTR 2
  12. #define R8A7794_CLK_ZTRD2 3
  13. #define R8A7794_CLK_ZT 4
  14. #define R8A7794_CLK_ZX 5
  15. #define R8A7794_CLK_ZS 6
  16. #define R8A7794_CLK_HP 7
  17. #define R8A7794_CLK_I 8
  18. #define R8A7794_CLK_B 9
  19. #define R8A7794_CLK_LB 10
  20. #define R8A7794_CLK_P 11
  21. #define R8A7794_CLK_CL 12
  22. #define R8A7794_CLK_CP 13
  23. #define R8A7794_CLK_M2 14
  24. #define R8A7794_CLK_ADSP 15
  25. #define R8A7794_CLK_ZB3 16
  26. #define R8A7794_CLK_ZB3D2 17
  27. #define R8A7794_CLK_DDR 18
  28. #define R8A7794_CLK_SDH 19
  29. #define R8A7794_CLK_SD0 20
  30. #define R8A7794_CLK_SD2 21
  31. #define R8A7794_CLK_SD3 22
  32. #define R8A7794_CLK_MMC0 23
  33. #define R8A7794_CLK_MP 24
  34. #define R8A7794_CLK_QSPI 25
  35. #define R8A7794_CLK_CPEX 26
  36. #define R8A7794_CLK_RCAN 27
  37. #define R8A7794_CLK_R 28
  38. #define R8A7794_CLK_OSC 29
  39. #endif /* __DT_BINDINGS_CLOCK_R8A7794_CPG_MSSR_H__ */