123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249 |
- /* SPDX-License-Identifier: GPL-2.0 */
- /*
- * Copyright (c) 2019 MediaTek Inc.
- */
- #ifndef _DT_BINDINGS_CLK_MT8518_H
- #define _DT_BINDINGS_CLK_MT8518_H
- /* APMIXEDSYS */
- #define CLK_APMIXED_ARMPLL 0
- #define CLK_APMIXED_MAINPLL 1
- #define CLK_APMIXED_UNIVPLL 2
- #define CLK_APMIXED_MMPLL 3
- #define CLK_APMIXED_APLL1 4
- #define CLK_APMIXED_APLL2 5
- #define CLK_APMIXED_TVDPLL 6
- #define CLK_APMIXED_NR_CLK 7
- /* TOPCKGEN */
- #define CLK_TOP_CLK_NULL 0
- #define CLK_TOP_FQ_TRNG_OUT0 1
- #define CLK_TOP_FQ_TRNG_OUT1 2
- #define CLK_TOP_CLK32K 3
- #define CLK_TOP_DMPLL 4
- #define CLK_TOP_MAINPLL_D4 5
- #define CLK_TOP_MAINPLL_D8 6
- #define CLK_TOP_MAINPLL_D16 7
- #define CLK_TOP_MAINPLL_D11 8
- #define CLK_TOP_MAINPLL_D22 9
- #define CLK_TOP_MAINPLL_D3 10
- #define CLK_TOP_MAINPLL_D6 11
- #define CLK_TOP_MAINPLL_D12 12
- #define CLK_TOP_MAINPLL_D5 13
- #define CLK_TOP_MAINPLL_D10 14
- #define CLK_TOP_MAINPLL_D20 15
- #define CLK_TOP_MAINPLL_D40 16
- #define CLK_TOP_MAINPLL_D7 17
- #define CLK_TOP_MAINPLL_D14 18
- #define CLK_TOP_UNIVPLL_D2 19
- #define CLK_TOP_UNIVPLL_D4 20
- #define CLK_TOP_UNIVPLL_D8 21
- #define CLK_TOP_UNIVPLL_D16 22
- #define CLK_TOP_UNIVPLL_D3 23
- #define CLK_TOP_UNIVPLL_D6 24
- #define CLK_TOP_UNIVPLL_D12 25
- #define CLK_TOP_UNIVPLL_D24 26
- #define CLK_TOP_UNIVPLL_D5 27
- #define CLK_TOP_UNIVPLL_D20 28
- #define CLK_TOP_UNIVPLL_D10 29
- #define CLK_TOP_MMPLL_D2 30
- #define CLK_TOP_USB20_48M 31
- #define CLK_TOP_APLL1 32
- #define CLK_TOP_APLL1_D4 33
- #define CLK_TOP_APLL2 34
- #define CLK_TOP_APLL2_D2 35
- #define CLK_TOP_APLL2_D3 36
- #define CLK_TOP_APLL2_D4 37
- #define CLK_TOP_APLL2_D8 38
- #define CLK_TOP_CLK26M 39
- #define CLK_TOP_CLK26M_D2 40
- #define CLK_TOP_CLK26M_D4 41
- #define CLK_TOP_CLK26M_D8 42
- #define CLK_TOP_CLK26M_D793 43
- #define CLK_TOP_TVDPLL 44
- #define CLK_TOP_TVDPLL_D2 45
- #define CLK_TOP_TVDPLL_D4 46
- #define CLK_TOP_TVDPLL_D8 47
- #define CLK_TOP_TVDPLL_D16 48
- #define CLK_TOP_USB20_CLK480M 49
- #define CLK_TOP_RG_APLL1_D2 50
- #define CLK_TOP_RG_APLL1_D4 51
- #define CLK_TOP_RG_APLL1_D8 52
- #define CLK_TOP_RG_APLL1_D16 53
- #define CLK_TOP_RG_APLL1_D3 54
- #define CLK_TOP_RG_APLL2_D2 55
- #define CLK_TOP_RG_APLL2_D4 56
- #define CLK_TOP_RG_APLL2_D8 57
- #define CLK_TOP_RG_APLL2_D16 58
- #define CLK_TOP_RG_APLL2_D3 59
- #define CLK_TOP_NFI1X_INFRA_BCLK 60
- #define CLK_TOP_AHB_INFRA_D2 61
- #define CLK_TOP_UART0_SEL 62
- #define CLK_TOP_EMI1X_SEL 63
- #define CLK_TOP_EMI_DDRPHY_SEL 64
- #define CLK_TOP_MSDC1_SEL 65
- #define CLK_TOP_PWM_MM_SEL 66
- #define CLK_TOP_UART1_SEL 67
- #define CLK_TOP_SPM_52M_SEL 68
- #define CLK_TOP_PMICSPI_SEL 69
- #define CLK_TOP_NFI2X_SEL 70
- #define CLK_TOP_DDRPHYCFG_SEL 71
- #define CLK_TOP_SMI_SEL 72
- #define CLK_TOP_USB_SEL 73
- #define CLK_TOP_SPINOR_SEL 74
- #define CLK_TOP_ETH_SEL 75
- #define CLK_TOP_AUD1_SEL 76
- #define CLK_TOP_AUD2_SEL 77
- #define CLK_TOP_I2C_SEL 78
- #define CLK_TOP_AUD_I2S0_M_SEL 79
- #define CLK_TOP_AUD_I2S3_M_SEL 80
- #define CLK_TOP_AUD_I2S4_M_SEL 81
- #define CLK_TOP_AUD_I2S6_M_SEL 82
- #define CLK_TOP_PWM_SEL 83
- #define CLK_TOP_AUD_SPDIFIN_SEL 84
- #define CLK_TOP_UART2_SEL 85
- #define CLK_TOP_DBG_ATCLK_SEL 86
- #define CLK_TOP_PNG_SYS_SEL 87
- #define CLK_TOP_SEJ_13M_SEL 88
- #define CLK_TOP_IMGRZ_SYS_SEL 89
- #define CLK_TOP_GRAPH_ECLK_SEL 90
- #define CLK_TOP_FDBI_SEL 91
- #define CLK_TOP_FAUDIO_SEL 92
- #define CLK_TOP_FA2SYS_SEL 93
- #define CLK_TOP_FA1SYS_SEL 94
- #define CLK_TOP_FASM_M_SEL 95
- #define CLK_TOP_FASM_H_SEL 96
- #define CLK_TOP_FASM_L_SEL 97
- #define CLK_TOP_FECC_CK_SEL 98
- #define CLK_TOP_PE2_MAC_SEL 99
- #define CLK_TOP_CMSYS_SEL 100
- #define CLK_TOP_GCPU_SEL 101
- #define CLK_TOP_SPIS_CK_SEL 102
- #define CLK_TOP_APLL1_REF_SEL 103
- #define CLK_TOP_APLL2_REF_SEL 104
- #define CLK_TOP_INT_32K_SEL 105
- #define CLK_TOP_APLL1_SRC_SEL 106
- #define CLK_TOP_APLL2_SRC_SEL 107
- #define CLK_TOP_FAUD_INTBUS_SEL 108
- #define CLK_TOP_AXIBUS_SEL 109
- #define CLK_TOP_HAPLL1_SEL 110
- #define CLK_TOP_HAPLL2_SEL 111
- #define CLK_TOP_SPINFI_SEL 112
- #define CLK_TOP_MSDC0_SEL 113
- #define CLK_TOP_MSDC0_CLK50_SEL 114
- #define CLK_TOP_MSDC2_SEL 115
- #define CLK_TOP_MSDC2_CLK50_SEL 116
- #define CLK_TOP_DISP_DPI_CK_SEL 117
- #define CLK_TOP_SPI1_SEL 118
- #define CLK_TOP_SPI2_SEL 119
- #define CLK_TOP_SPI3_SEL 120
- #define CLK_TOP_APLL12_CK_DIV0 121
- #define CLK_TOP_APLL12_CK_DIV3 122
- #define CLK_TOP_APLL12_CK_DIV4 123
- #define CLK_TOP_APLL12_CK_DIV6 124
- /* TOPCKGEN Gates */
- #define CLK_TOP_PWM_MM 0
- #define CLK_TOP_SMI 1
- #define CLK_TOP_SPI2 2
- #define CLK_TOP_SPI3 3
- #define CLK_TOP_SPINFI 4
- #define CLK_TOP_26M_DEBUG 5
- #define CLK_TOP_USB_48M_DEBUG 6
- #define CLK_TOP_52M_DEBUG 7
- #define CLK_TOP_32K_DEBUG 8
- #define CLK_TOP_THERM 9
- #define CLK_TOP_APDMA 10
- #define CLK_TOP_I2C0 11
- #define CLK_TOP_I2C1 12
- #define CLK_TOP_AUXADC1 13
- #define CLK_TOP_NFI 14
- #define CLK_TOP_NFIECC 15
- #define CLK_TOP_DEBUGSYS 16
- #define CLK_TOP_PWM 17
- #define CLK_TOP_UART0 18
- #define CLK_TOP_UART1 19
- #define CLK_TOP_USB 20
- #define CLK_TOP_FLASHIF_26M 21
- #define CLK_TOP_AUXADC2 22
- #define CLK_TOP_I2C2 23
- #define CLK_TOP_MSDC0 24
- #define CLK_TOP_MSDC1 25
- #define CLK_TOP_NFI2X 26
- #define CLK_TOP_MEMSLP_DLYER 27
- #define CLK_TOP_SPI 28
- #define CLK_TOP_APXGPT 29
- #define CLK_TOP_PMICWRAP_MD 30
- #define CLK_TOP_PMICWRAP_CONN 31
- #define CLK_TOP_PMIC_SYSCK 32
- #define CLK_TOP_AUX_ADC 33
- #define CLK_TOP_AUX_TP 34
- #define CLK_TOP_RBIST 35
- #define CLK_TOP_NFI_BUS 36
- #define CLK_TOP_GCE 37
- #define CLK_TOP_TRNG 38
- #define CLK_TOP_PWM_B 39
- #define CLK_TOP_PWM1_FB 40
- #define CLK_TOP_PWM2_FB 41
- #define CLK_TOP_PWM3_FB 42
- #define CLK_TOP_PWM4_FB 43
- #define CLK_TOP_PWM5_FB 44
- #define CLK_TOP_FLASHIF_FREERUN 45
- #define CLK_TOP_CQDMA 46
- #define CLK_TOP_66M_ETH 47
- #define CLK_TOP_133M_ETH 48
- #define CLK_TOP_FLASHIF_AXI 49
- #define CLK_TOP_USBIF 50
- #define CLK_TOP_UART2 51
- #define CLK_TOP_GCPU_B 52
- #define CLK_TOP_MSDC0_B 53
- #define CLK_TOP_MSDC1_B 54
- #define CLK_TOP_MSDC2_B 55
- #define CLK_TOP_USB_B 56
- #define CLK_TOP_SPINOR 57
- #define CLK_TOP_MSDC2 58
- #define CLK_TOP_ETH 59
- #define CLK_TOP_AUD1 60
- #define CLK_TOP_AUD2 61
- #define CLK_TOP_I2C 62
- #define CLK_TOP_PWM_INFRA 63
- #define CLK_TOP_AUD_SPDIF_IN 64
- #define CLK_TOP_RG_UART2 65
- #define CLK_TOP_DBG_AT 66
- #define CLK_TOP_APLL12_DIV0 67
- #define CLK_TOP_APLL12_DIV3 68
- #define CLK_TOP_APLL12_DIV4 69
- #define CLK_TOP_APLL12_DIV6 70
- #define CLK_TOP_IMGRZ_SYS 71
- #define CLK_TOP_PNG_SYS 72
- #define CLK_TOP_GRAPH_E 73
- #define CLK_TOP_FDBI 74
- #define CLK_TOP_FAUDIO 75
- #define CLK_TOP_FAUD_INTBUS 76
- #define CLK_TOP_HAPLL1 77
- #define CLK_TOP_HAPLL2 78
- #define CLK_TOP_FA2SYS 79
- #define CLK_TOP_FA1SYS 80
- #define CLK_TOP_FASM_L 81
- #define CLK_TOP_FASM_M 82
- #define CLK_TOP_FASM_H 83
- #define CLK_TOP_FECC 84
- #define CLK_TOP_PE2_MAC 85
- #define CLK_TOP_CMSYS 86
- #define CLK_TOP_GCPU 87
- #define CLK_TOP_SPIS 88
- #define CLK_TOP_I2C3 89
- #define CLK_TOP_SPI_SLV_B 90
- #define CLK_TOP_SPI_SLV_BUS 91
- #define CLK_TOP_PCIE_MAC_BUS 92
- #define CLK_TOP_CMSYS_BUS 93
- #define CLK_TOP_ECC_B 94
- #define CLK_TOP_PCIE_PHY_BUS 95
- #define CLK_TOP_PCIE_AUX 96
- #define CLK_TOP_DISP_DPI 97
- #define CLK_TOP_NR_CLK 98
- #endif /* _DT_BINDINGS_CLK_MT8518_H */
|