xilinx_zynqmp_r5.h 1.3 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * (C) Copyright 2018 Xilinx, Inc. (Michal Simek)
  4. */
  5. #ifndef __CONFIG_ZYNQMP_R5_H
  6. #define __CONFIG_ZYNQMP_R5_H
  7. #define CONFIG_EXTRA_ENV_SETTINGS
  8. /* CPU clock */
  9. #define CONFIG_CPU_FREQ_HZ 500000000
  10. /* Serial drivers */
  11. /* The following table includes the supported baudrates */
  12. #define CONFIG_SYS_BAUDRATE_TABLE \
  13. {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200, 230400}
  14. /* Allow to overwrite serial and ethaddr */
  15. #define CONFIG_ENV_OVERWRITE
  16. /* Boot configuration */
  17. #define CONFIG_SYS_LOAD_ADDR 0 /* default? */
  18. #define CONFIG_SYS_MAXARGS 32 /* max number of command args */
  19. #define CONFIG_SYS_MALLOC_LEN 0x1400000
  20. #define CONFIG_SYS_INIT_RAM_ADDR 0xFFFF0000
  21. #define CONFIG_SYS_INIT_RAM_SIZE 0x1000
  22. #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
  23. CONFIG_SYS_INIT_RAM_SIZE - \
  24. GENERATED_GBL_DATA_SIZE)
  25. /* Extend size of kernel image for uncompression */
  26. #define CONFIG_SYS_BOOTM_LEN (60 * 1024 * 1024)
  27. #define CONFIG_SYS_UBOOT_START CONFIG_SYS_TEXT_BASE
  28. #define CONFIG_SKIP_LOWLEVEL_INIT
  29. /* 0x0 - 0x40 is used for placing exception vectors */
  30. #define CONFIG_SYS_MEMTEST_START 0x40
  31. #define CONFIG_SYS_MEMTEST_END 0x100
  32. #define CONFIG_SYS_MEMTEST_SCRATCH 0
  33. #endif /* __CONFIG_ZYNQ_ZYNQMP_R5_H */