woodburn_common.h 5.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * (C) Copyright 2011, Stefano Babic <sbabic@denx.de>
  4. *
  5. * (C) Copyright 2008-2010 Freescale Semiconductor, Inc.
  6. *
  7. * Configuration for the woodburn board.
  8. */
  9. #ifndef __WOODBURN_COMMON_CONFIG_H
  10. #define __WOODBURN_COMMON_CONFIG_H
  11. #include <asm/arch/imx-regs.h>
  12. /* High Level Configuration Options */
  13. #define CONFIG_MX35
  14. #define CONFIG_MX35_HCLK_FREQ 24000000
  15. #define CONFIG_SYS_FSL_CLK
  16. #define CONFIG_MACH_TYPE MACH_TYPE_FLEA3
  17. /* This is required to setup the ESDC controller */
  18. #define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
  19. #define CONFIG_REVISION_TAG
  20. #define CONFIG_SETUP_MEMORY_TAGS
  21. #define CONFIG_INITRD_TAG
  22. /*
  23. * Size of malloc() pool
  24. */
  25. #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 1024 * 1024)
  26. /*
  27. * Hardware drivers
  28. */
  29. #define CONFIG_SYS_I2C
  30. #define CONFIG_SYS_I2C_MXC
  31. #define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
  32. #define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
  33. #define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
  34. #define CONFIG_SYS_SPD_BUS_NUM 0
  35. /* PMIC Controller */
  36. #define CONFIG_POWER
  37. #define CONFIG_POWER_I2C
  38. #define CONFIG_POWER_FSL
  39. #define CONFIG_POWER_FSL_MC13892
  40. #define CONFIG_SYS_FSL_PMIC_I2C_ADDR 0x8
  41. #define CONFIG_RTC_MC13XXX
  42. /* mmc driver */
  43. #define CONFIG_SYS_FSL_ESDHC_ADDR 0
  44. #define CONFIG_SYS_FSL_ESDHC_NUM 1
  45. /*
  46. * UART (console)
  47. */
  48. #define CONFIG_MXC_UART
  49. #define CONFIG_MXC_UART_BASE UART1_BASE
  50. /* allow to overwrite serial and ethaddr */
  51. #define CONFIG_ENV_OVERWRITE
  52. /*
  53. * Command definition
  54. */
  55. #define CONFIG_NET_RETRY_COUNT 100
  56. #define CONFIG_LOADADDR 0x80800000 /* loadaddr env var */
  57. /*
  58. * Ethernet on SOC (FEC)
  59. */
  60. #define CONFIG_FEC_MXC
  61. #define IMX_FEC_BASE FEC_BASE_ADDR
  62. #define CONFIG_FEC_MXC_PHYADDR 0x1
  63. #define CONFIG_DISCOVER_PHY
  64. #define CONFIG_ARP_TIMEOUT 200UL
  65. /*
  66. * Miscellaneous configurable options
  67. */
  68. #define CONFIG_SYS_MEMTEST_START 0 /* memtest works on */
  69. #define CONFIG_SYS_MEMTEST_END 0x10000
  70. #define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
  71. /*
  72. * Physical Memory Map
  73. */
  74. #define PHYS_SDRAM_1 CSD0_BASE_ADDR
  75. #define PHYS_SDRAM_1_SIZE (256 * 1024 * 1024)
  76. #define CONFIG_SYS_SDRAM_BASE CSD0_BASE_ADDR
  77. #define CONFIG_SYS_GBL_DATA_OFFSET (LOW_LEVEL_SRAM_STACK - \
  78. IRAM_BASE_ADDR - \
  79. GENERATED_GBL_DATA_SIZE)
  80. #define CONFIG_SYS_INIT_SP_ADDR (IRAM_BASE_ADDR + \
  81. CONFIG_SYS_GBL_DATA_OFFSET)
  82. /*
  83. * MTD Command for mtdparts
  84. */
  85. /*
  86. * FLASH and environment organization
  87. */
  88. #define CONFIG_SYS_FLASH_BASE CS0_BASE_ADDR
  89. #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
  90. #define CONFIG_SYS_MAX_FLASH_SECT 512 /* max number of sectors on one chip */
  91. /* Monitor at beginning of flash */
  92. #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
  93. #define CONFIG_SYS_MONITOR_LEN (512 * 1024)
  94. /* Address and size of Redundant Environment Sector */
  95. /*
  96. * CFI FLASH driver setup
  97. */
  98. /* A non-standard buffered write algorithm */
  99. /*
  100. * NAND FLASH driver setup
  101. */
  102. #define CONFIG_NAND_MXC_V1_1
  103. #define CONFIG_MXC_NAND_REGS_BASE (NFC_BASE_ADDR)
  104. #define CONFIG_SYS_MAX_NAND_DEVICE 1
  105. #define CONFIG_SYS_NAND_BASE (NFC_BASE_ADDR)
  106. #define CONFIG_MXC_NAND_HWECC
  107. #define CONFIG_SYS_NAND_LARGEPAGE
  108. #define CONFIG_SYS_NAND_ONFI_DETECTION
  109. /*
  110. * Default environment and default scripts
  111. * to update uboot and load kernel
  112. */
  113. #define CONFIG_HOSTNAME "woodburn"
  114. #define CONFIG_EXTRA_ENV_SETTINGS \
  115. "netdev=eth0\0" \
  116. "nfsargs=setenv bootargs root=/dev/nfs rw " \
  117. "nfsroot=${serverip}:${rootpath}\0" \
  118. "ramargs=setenv bootargs root=/dev/ram rw\0" \
  119. "addip_sta=setenv bootargs ${bootargs} " \
  120. "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
  121. ":${hostname}:${netdev}:off panic=1\0" \
  122. "addip_dyn=setenv bootargs ${bootargs} ip=dhcp\0" \
  123. "addip=if test -n ${ipdyn};then run addip_dyn;" \
  124. "else run addip_sta;fi\0" \
  125. "addmtd=setenv bootargs ${bootargs} ${mtdparts}\0" \
  126. "addtty=setenv bootargs ${bootargs}" \
  127. " console=ttymxc0,${baudrate}\0" \
  128. "addmisc=setenv bootargs ${bootargs} ${misc}\0" \
  129. "loadaddr=80800000\0" \
  130. "kernel_addr_r=80800000\0" \
  131. "hostname=" CONFIG_HOSTNAME "\0" \
  132. "bootfile=" CONFIG_HOSTNAME "/uImage\0" \
  133. "ramdisk_file=" CONFIG_HOSTNAME "/uRamdisk\0" \
  134. "flash_self=run ramargs addip addtty addmtd addmisc;" \
  135. "bootm ${kernel_addr} ${ramdisk_addr}\0" \
  136. "flash_nfs=run nfsargs addip addtty addmtd addmisc;" \
  137. "bootm ${kernel_addr}\0" \
  138. "net_nfs=tftp ${kernel_addr_r} ${bootfile}; " \
  139. "run nfsargs addip addtty addmtd addmisc;" \
  140. "bootm ${kernel_addr_r}\0" \
  141. "net_self_load=tftp ${kernel_addr_r} ${bootfile};" \
  142. "tftp ${ramdisk_addr_r} ${ramdisk_file};\0" \
  143. "net_self=if run net_self_load;then " \
  144. "run ramargs addip addtty addmtd addmisc;" \
  145. "bootm ${kernel_addr_r} ${ramdisk_addr_r};" \
  146. "else echo Images not loades;fi\0" \
  147. "u-boot=" CONFIG_HOSTNAME "/u-boot.bin\0" \
  148. "load=tftp ${loadaddr} ${u-boot}\0" \
  149. "uboot_addr=" __stringify(CONFIG_SYS_MONITOR_BASE) "\0" \
  150. "update=protect off ${uboot_addr} +80000;" \
  151. "erase ${uboot_addr} +80000;" \
  152. "cp.b ${loadaddr} ${uboot_addr} ${filesize}\0" \
  153. "upd=if run load;then echo Updating u-boot;if run update;" \
  154. "then echo U-Boot updated;" \
  155. "else echo Error updating u-boot !;" \
  156. "echo Board without bootloader !!;" \
  157. "fi;" \
  158. "else echo U-Boot not downloaded..exiting;fi\0" \
  159. "bootcmd=run net_nfs\0"
  160. #endif /* __CONFIG_H */