ve8313.h 7.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright (C) Freescale Semiconductor, Inc. 2006.
  4. *
  5. * (C) Copyright 2010
  6. * Heiko Schocher, DENX Software Engineering, hs@denx.de.
  7. */
  8. /*
  9. * ve8313 board configuration file
  10. */
  11. #ifndef __CONFIG_H
  12. #define __CONFIG_H
  13. /*
  14. * High Level Configuration Options
  15. */
  16. #define CONFIG_E300 1
  17. #define CONFIG_PCI_INDIRECT_BRIDGE 1
  18. #define CONFIG_FSL_ELBC 1
  19. /*
  20. * On-board devices
  21. *
  22. */
  23. #define CONFIG_SYS_MEMTEST_START 0x00001000
  24. #define CONFIG_SYS_MEMTEST_END 0x07000000
  25. /*
  26. * Device configurations
  27. */
  28. /*
  29. * DDR Setup
  30. */
  31. #define CONFIG_SYS_SDRAM_BASE 0x00000000 /* DDR is system memory*/
  32. /*
  33. * Manually set up DDR parameters, as this board does not
  34. * have the SPD connected to I2C.
  35. */
  36. #define CONFIG_SYS_DDR_SIZE 128 /* MB */
  37. #define CONFIG_SYS_DDR_CS0_CONFIG (CSCONFIG_EN \
  38. | CSCONFIG_AP \
  39. | CSCONFIG_ODT_RD_NEVER \
  40. | CSCONFIG_ODT_WR_ALL \
  41. | CSCONFIG_ROW_BIT_13 \
  42. | CSCONFIG_COL_BIT_10)
  43. /* 0x80840102 */
  44. #define CONFIG_SYS_DDR_TIMING_3 0x00000000
  45. #define CONFIG_SYS_DDR_TIMING_0 ((0 << TIMING_CFG0_RWT_SHIFT) \
  46. | (0 << TIMING_CFG0_WRT_SHIFT) \
  47. | (3 << TIMING_CFG0_RRT_SHIFT) \
  48. | (2 << TIMING_CFG0_WWT_SHIFT) \
  49. | (7 << TIMING_CFG0_ACT_PD_EXIT_SHIFT) \
  50. | (2 << TIMING_CFG0_PRE_PD_EXIT_SHIFT) \
  51. | (8 << TIMING_CFG0_ODT_PD_EXIT_SHIFT) \
  52. | (2 << TIMING_CFG0_MRS_CYC_SHIFT))
  53. /* 0x0e720802 */
  54. #define CONFIG_SYS_DDR_TIMING_1 ((2 << TIMING_CFG1_PRETOACT_SHIFT) \
  55. | (6 << TIMING_CFG1_ACTTOPRE_SHIFT) \
  56. | (2 << TIMING_CFG1_ACTTORW_SHIFT) \
  57. | (5 << TIMING_CFG1_CASLAT_SHIFT) \
  58. | (6 << TIMING_CFG1_REFREC_SHIFT) \
  59. | (2 << TIMING_CFG1_WRREC_SHIFT) \
  60. | (2 << TIMING_CFG1_ACTTOACT_SHIFT) \
  61. | (2 << TIMING_CFG1_WRTORD_SHIFT))
  62. /* 0x26256222 */
  63. #define CONFIG_SYS_DDR_TIMING_2 ((0 << TIMING_CFG2_ADD_LAT_SHIFT) \
  64. | (5 << TIMING_CFG2_CPO_SHIFT) \
  65. | (2 << TIMING_CFG2_WR_LAT_DELAY_SHIFT) \
  66. | (1 << TIMING_CFG2_RD_TO_PRE_SHIFT) \
  67. | (2 << TIMING_CFG2_WR_DATA_DELAY_SHIFT) \
  68. | (3 << TIMING_CFG2_CKE_PLS_SHIFT) \
  69. | (7 << TIMING_CFG2_FOUR_ACT_SHIFT))
  70. /* 0x029028c7 */
  71. #define CONFIG_SYS_DDR_INTERVAL ((0x320 << SDRAM_INTERVAL_REFINT_SHIFT) \
  72. | (0x2000 << SDRAM_INTERVAL_BSTOPRE_SHIFT))
  73. /* 0x03202000 */
  74. #define CONFIG_SYS_SDRAM_CFG (SDRAM_CFG_SREN \
  75. | SDRAM_CFG_SDRAM_TYPE_DDR2 \
  76. | SDRAM_CFG_DBW_32)
  77. /* 0x43080000 */
  78. #define CONFIG_SYS_SDRAM_CFG2 0x00401000
  79. #define CONFIG_SYS_DDR_MODE ((0x4440 << SDRAM_MODE_ESD_SHIFT) \
  80. | (0x0232 << SDRAM_MODE_SD_SHIFT))
  81. /* 0x44400232 */
  82. #define CONFIG_SYS_DDR_MODE_2 0x8000C000
  83. #define CONFIG_SYS_DDR_CLK_CNTL DDR_SDRAM_CLK_CNTL_CLK_ADJUST_05
  84. /*0x02000000*/
  85. #define CONFIG_SYS_DDRCDR_VALUE (DDRCDR_EN \
  86. | DDRCDR_PZ_NOMZ \
  87. | DDRCDR_NZ_NOMZ \
  88. | DDRCDR_M_ODR)
  89. /* 0x73000002 */
  90. /*
  91. * FLASH on the Local Bus
  92. */
  93. #define CONFIG_SYS_FLASH_BASE 0xFE000000
  94. #define CONFIG_SYS_FLASH_SIZE 32 /* size in MB */
  95. #define CONFIG_SYS_FLASH_EMPTY_INFO /* display empty sectors */
  96. #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
  97. #define CONFIG_SYS_MAX_FLASH_SECT 256 /* sectors per dev */
  98. #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
  99. #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */
  100. #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */
  101. #if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
  102. #define CONFIG_SYS_RAMBOOT
  103. #endif
  104. #define CONFIG_SYS_INIT_RAM_LOCK 1
  105. #define CONFIG_SYS_INIT_RAM_ADDR 0xFD000000 /* Initial RAM address */
  106. #define CONFIG_SYS_INIT_RAM_SIZE 0x1000 /* Size of used area in RAM*/
  107. #define CONFIG_SYS_GBL_DATA_OFFSET \
  108. (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
  109. #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
  110. /* CONFIG_SYS_MONITOR_LEN must be a multiple of CONFIG_ENV_SECT_SIZE */
  111. #define CONFIG_SYS_MONITOR_LEN (384 * 1024)
  112. #define CONFIG_SYS_MALLOC_LEN (512 * 1024)
  113. /*
  114. * NAND settings
  115. */
  116. #define CONFIG_SYS_NAND_BASE 0x61000000
  117. #define CONFIG_SYS_MAX_NAND_DEVICE 1
  118. #define CONFIG_NAND_FSL_ELBC 1
  119. #define CONFIG_SYS_NAND_BLOCK_SIZE 16384
  120. /* Still needed for spl_minimal.c */
  121. #define CONFIG_SYS_NAND_BR_PRELIM CONFIG_SYS_BR1_PRELIM
  122. #define CONFIG_SYS_NAND_OR_PRELIM CONFIG_SYS_OR1_PRELIM
  123. /*
  124. * Serial Port
  125. */
  126. #define CONFIG_SYS_NS16550_SERIAL
  127. #define CONFIG_SYS_NS16550_REG_SIZE 1
  128. #define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
  129. #define CONFIG_SYS_BAUDRATE_TABLE \
  130. {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 115200}
  131. #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_IMMR+0x4500)
  132. #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_IMMR+0x4600)
  133. #if defined(CONFIG_PCI)
  134. /*
  135. * General PCI
  136. * Addresses are mapped 1-1.
  137. */
  138. #define CONFIG_SYS_PCI1_MEM_BASE 0x80000000
  139. #define CONFIG_SYS_PCI1_MEM_PHYS CONFIG_SYS_PCI1_MEM_BASE
  140. #define CONFIG_SYS_PCI1_MEM_SIZE 0x10000000 /* 256M */
  141. #define CONFIG_SYS_PCI1_MMIO_BASE 0x90000000
  142. #define CONFIG_SYS_PCI1_MMIO_PHYS CONFIG_SYS_PCI1_MMIO_BASE
  143. #define CONFIG_SYS_PCI1_MMIO_SIZE 0x10000000 /* 256M */
  144. #define CONFIG_SYS_PCI1_IO_BASE 0x00000000
  145. #define CONFIG_SYS_PCI1_IO_PHYS 0xE2000000
  146. #define CONFIG_SYS_PCI1_IO_SIZE 0x00100000 /* 1M */
  147. #define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1957 /* Freescale */
  148. #endif
  149. /*
  150. * TSEC
  151. */
  152. #define CONFIG_TSEC1
  153. #ifdef CONFIG_TSEC1
  154. #define CONFIG_HAS_ETH0
  155. #define CONFIG_TSEC1_NAME "TSEC1"
  156. #define CONFIG_SYS_TSEC1_OFFSET 0x24000
  157. #define TSEC1_PHY_ADDR 0x01
  158. #define TSEC1_FLAGS 0
  159. #define TSEC1_PHYIDX 0
  160. #endif
  161. /* Options are: TSEC[0-1] */
  162. #define CONFIG_ETHPRIME "TSEC1"
  163. /*
  164. * Environment
  165. */
  166. /* Address and size of Redundant Environment Sector */
  167. #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
  168. #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
  169. /*
  170. * BOOTP options
  171. */
  172. #define CONFIG_BOOTP_BOOTFILESIZE
  173. /*
  174. * Command line configuration.
  175. */
  176. /*
  177. * Miscellaneous configurable options
  178. */
  179. #define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
  180. #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
  181. #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot arg Buffer size */
  182. /*
  183. * For booting Linux, the board info and command line data
  184. * have to be in the first 256 MB of memory, since this is
  185. * the maximum mapped by the Linux kernel during initialization.
  186. */
  187. /* Initial Memory map for Linux*/
  188. #define CONFIG_SYS_BOOTMAPSZ (256 << 20)
  189. /* System IO Config */
  190. #define CONFIG_SYS_SICRH (0x01000000 | \
  191. SICRH_ETSEC2_B | \
  192. SICRH_ETSEC2_C | \
  193. SICRH_ETSEC2_D | \
  194. SICRH_ETSEC2_E | \
  195. SICRH_ETSEC2_F | \
  196. SICRH_ETSEC2_G | \
  197. SICRH_TSOBI1 | \
  198. SICRH_TSOBI2)
  199. /* 0x010fff03 */
  200. #define CONFIG_SYS_SICRL (SICRL_LBC | \
  201. SICRL_SPI_A | \
  202. SICRL_SPI_B | \
  203. SICRL_SPI_C | \
  204. SICRL_SPI_D | \
  205. SICRL_ETSEC2_A)
  206. /* 0x33fc0003) */
  207. #define CONFIG_NETDEV eth0
  208. #define CONFIG_HOSTNAME "ve8313"
  209. #define CONFIG_UBOOTPATH ve8313/u-boot.bin
  210. #define CONFIG_EXTRA_ENV_SETTINGS \
  211. "netdev=" __stringify(CONFIG_NETDEV) "\0" \
  212. "ethprime=" __stringify(CONFIG_TSEC1_NAME) "\0" \
  213. "u-boot=" __stringify(CONFIG_UBOOTPATH) "\0" \
  214. "u-boot_addr_r=100000\0" \
  215. "load=tftp ${u-boot_addr_r} ${u-boot}\0" \
  216. "update=protect off " __stringify(CONFIG_SYS_FLASH_BASE) \
  217. " +${filesize};" \
  218. "erase " __stringify(CONFIG_SYS_FLASH_BASE) " +${filesize};" \
  219. "cp.b ${u-boot_addr_r} " __stringify(CONFIG_SYS_FLASH_BASE) \
  220. " ${filesize};" \
  221. "protect on " __stringify(CONFIG_SYS_FLASH_BASE) " +${filesize}\0" \
  222. #endif /* __CONFIG_H */