tricorder.h 7.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * (C) Copyright 2006-2008
  4. * Texas Instruments.
  5. * Richard Woodruff <r-woodruff2@ti.com>
  6. * Syed Mohammed Khasim <x0khasim@ti.com>
  7. *
  8. * (C) Copyright 2012
  9. * Corscience GmbH & Co. KG
  10. * Thomas Weber <weber@corscience.de>
  11. *
  12. * Configuration settings for the Tricorder board.
  13. */
  14. #ifndef __CONFIG_H
  15. #define __CONFIG_H
  16. #define CONFIG_MACH_TYPE MACH_TYPE_TRICORDER
  17. /*
  18. * 1MB into the SDRAM to allow for SPL's bss at the beginning of SDRAM
  19. * 64 bytes before this address should be set aside for u-boot.img's
  20. * header. That is 0x800FFFC0--0x80100000 should not be used for any
  21. * other needs.
  22. */
  23. #include <asm/arch/cpu.h> /* get chip and board defs */
  24. #include <asm/arch/omap.h>
  25. /* Clock Defines */
  26. #define V_OSCK 26000000 /* Clock output from T2 */
  27. #define V_SCLK (V_OSCK >> 1)
  28. #define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
  29. #define CONFIG_SETUP_MEMORY_TAGS
  30. #define CONFIG_INITRD_TAG
  31. #define CONFIG_REVISION_TAG
  32. /* Size of malloc() pool */
  33. #define CONFIG_SYS_MALLOC_LEN (1024*1024)
  34. /* Hardware drivers */
  35. /* NS16550 Configuration */
  36. #define CONFIG_SYS_NS16550_SERIAL
  37. #define CONFIG_SYS_NS16550_REG_SIZE (-4)
  38. #define CONFIG_SYS_NS16550_CLK 48000000 /* 48MHz (APLL96/2) */
  39. /* select serial console configuration */
  40. #define CONFIG_SYS_NS16550_COM3 OMAP34XX_UART3
  41. #define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600,\
  42. 115200}
  43. /* I2C */
  44. #define CONFIG_SYS_I2C
  45. /* EEPROM */
  46. #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2
  47. #define CONFIG_SYS_EEPROM_BUS_NUM 1
  48. /* TWL4030 */
  49. /* Board NAND Info */
  50. #define CONFIG_SYS_NAND_BASE NAND_BASE /* physical address */
  51. /* to access nand at */
  52. /* CS0 */
  53. #define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of NAND */
  54. /* devices */
  55. #define CONFIG_SYS_NAND_MAX_OOBFREE 2
  56. #define CONFIG_SYS_NAND_MAX_ECCPOS 56
  57. /* needed for ubi */
  58. /* Environment information (this is the common part) */
  59. /* hang() the board on panic() */
  60. /* environment placement (for NAND), is different for FLASHCARD but does not
  61. * harm there */
  62. #define CONFIG_ENV_RANGE (384 << 10) /* allow badblocks in env */
  63. /* the loadaddr is the same as CONFIG_SYS_LOAD_ADDR, unfortunately the defiend
  64. * value can not be used here! */
  65. #define CONFIG_LOADADDR 0x82000000
  66. #define CONFIG_COMMON_ENV_SETTINGS \
  67. "console=ttyO2,115200n8\0" \
  68. "mmcdev=0\0" \
  69. "vram=3M\0" \
  70. "defaultdisplay=lcd\0" \
  71. "kernelopts=mtdoops.mtddev=3\0" \
  72. "mtdparts=" CONFIG_MTDPARTS_DEFAULT "\0" \
  73. "mtdids=" CONFIG_MTDIDS_DEFAULT "\0" \
  74. "commonargs=" \
  75. "setenv bootargs console=${console} " \
  76. "${mtdparts} " \
  77. "${kernelopts} " \
  78. "vt.global_cursor_default=0 " \
  79. "vram=${vram} " \
  80. "omapdss.def_disp=${defaultdisplay}\0"
  81. #define CONFIG_BOOTCOMMAND "run autoboot"
  82. /* specific environment settings for different use cases
  83. * FLASHCARD: used to run a rdimage from sdcard to program the device
  84. * 'NORMAL': used to boot kernel from sdcard, nand, ...
  85. *
  86. * The main aim for the FLASHCARD skin is to have an embedded environment
  87. * which will not be influenced by any data already on the device.
  88. */
  89. #ifdef CONFIG_FLASHCARD
  90. /* the rdaddr is 16 MiB before the loadaddr */
  91. #define CONFIG_ENV_RDADDR "rdaddr=0x81000000\0"
  92. #define CONFIG_EXTRA_ENV_SETTINGS \
  93. CONFIG_COMMON_ENV_SETTINGS \
  94. CONFIG_ENV_RDADDR \
  95. "autoboot=" \
  96. "run commonargs; " \
  97. "setenv bootargs ${bootargs} " \
  98. "flashy_updateimg=/dev/mmcblk0p1:corscience_update.img " \
  99. "rdinit=/sbin/init; " \
  100. "mmc dev ${mmcdev}; mmc rescan; " \
  101. "fatload mmc ${mmcdev} ${loadaddr} uImage; " \
  102. "fatload mmc ${mmcdev} ${rdaddr} uRamdisk; " \
  103. "bootm ${loadaddr} ${rdaddr}\0"
  104. #else /* CONFIG_FLASHCARD */
  105. #define CONFIG_ENV_OVERWRITE /* allow to overwrite serial and ethaddr */
  106. #define CONFIG_EXTRA_ENV_SETTINGS \
  107. CONFIG_COMMON_ENV_SETTINGS \
  108. "mmcargs=" \
  109. "run commonargs; " \
  110. "setenv bootargs ${bootargs} " \
  111. "root=/dev/mmcblk0p2 " \
  112. "rootwait " \
  113. "rw\0" \
  114. "nandargs=" \
  115. "run commonargs; " \
  116. "setenv bootargs ${bootargs} " \
  117. "root=ubi0:root " \
  118. "ubi.mtd=7 " \
  119. "rootfstype=ubifs " \
  120. "ro\0" \
  121. "loadbootscript=fatload mmc ${mmcdev} ${loadaddr} boot.scr\0" \
  122. "bootscript=echo Running bootscript from mmc ...; " \
  123. "source ${loadaddr}\0" \
  124. "loaduimage=fatload mmc ${mmcdev} ${loadaddr} uImage\0" \
  125. "mmcboot=echo Booting from mmc ...; " \
  126. "run mmcargs; " \
  127. "bootm ${loadaddr}\0" \
  128. "loaduimage_ubi=ubi part ubi; " \
  129. "ubifsmount ubi:root; " \
  130. "ubifsload ${loadaddr} /boot/uImage\0" \
  131. "loaduimage_nand=nand read ${loadaddr} kernel 0x500000\0" \
  132. "nandboot=echo Booting from nand ...; " \
  133. "run nandargs; " \
  134. "run loaduimage_nand; " \
  135. "bootm ${loadaddr}\0" \
  136. "autoboot=mmc dev ${mmcdev}; if mmc rescan; then " \
  137. "if run loadbootscript; then " \
  138. "run bootscript; " \
  139. "else " \
  140. "if run loaduimage; then " \
  141. "run mmcboot; " \
  142. "else run nandboot; " \
  143. "fi; " \
  144. "fi; " \
  145. "else run nandboot; fi\0"
  146. #endif /* CONFIG_FLASHCARD */
  147. /* Miscellaneous configurable options */
  148. #define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
  149. #define CONFIG_SYS_MEMTEST_START (OMAP34XX_SDRC_CS0 + 0x00000000)
  150. #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + \
  151. 0x07000000) /* 112 MB */
  152. #define CONFIG_SYS_LOAD_ADDR (OMAP34XX_SDRC_CS0 + 0x02000000)
  153. /*
  154. * OMAP3 has 12 GP timers, they can be driven by the system clock
  155. * (12/13/16.8/19.2/38.4MHz) or by 32KHz clock. We use 13MHz (V_SCLK).
  156. * This rate is divided by a local divisor.
  157. */
  158. #define CONFIG_SYS_TIMERBASE (OMAP34XX_GPT2)
  159. #define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */
  160. /* Physical Memory Map */
  161. #define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0
  162. #define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
  163. /* NAND and environment organization */
  164. #define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 2 sectors */
  165. #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
  166. #define CONFIG_SYS_INIT_RAM_ADDR 0x4020f800
  167. #define CONFIG_SYS_INIT_RAM_SIZE 0x800
  168. #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
  169. CONFIG_SYS_INIT_RAM_SIZE - \
  170. GENERATED_GBL_DATA_SIZE)
  171. /* SRAM config */
  172. #define CONFIG_SYS_SRAM_START 0x40200000
  173. #define CONFIG_SYS_SRAM_SIZE 0x10000
  174. /* Defines for SPL */
  175. #define CONFIG_SPL_NAND_BASE
  176. #define CONFIG_SPL_NAND_DRIVERS
  177. #define CONFIG_SPL_NAND_ECC
  178. #define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "u-boot.img"
  179. #define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 1
  180. #define CONFIG_SPL_MAX_SIZE (SRAM_SCRATCH_SPACE_ADDR - \
  181. CONFIG_SPL_TEXT_BASE)
  182. #define CONFIG_SPL_BSS_START_ADDR 0x80000000 /*CONFIG_SYS_SDRAM_BASE*/
  183. #define CONFIG_SPL_BSS_MAX_SIZE 0x80000
  184. /* NAND boot config */
  185. #define CONFIG_SYS_NAND_5_ADDR_CYCLE
  186. #define CONFIG_SYS_NAND_PAGE_COUNT 64
  187. #define CONFIG_SYS_NAND_PAGE_SIZE 2048
  188. #define CONFIG_SYS_NAND_OOBSIZE 64
  189. #define CONFIG_SYS_NAND_BLOCK_SIZE (128*1024)
  190. #define CONFIG_SYS_NAND_BAD_BLOCK_POS NAND_LARGE_BADBLOCK_POS
  191. #define CONFIG_SYS_NAND_ECCPOS {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, \
  192. 13, 14, 16, 17, 18, 19, 20, 21, 22, \
  193. 23, 24, 25, 26, 27, 28, 30, 31, 32, \
  194. 33, 34, 35, 36, 37, 38, 39, 40, 41, \
  195. 42, 44, 45, 46, 47, 48, 49, 50, 51, \
  196. 52, 53, 54, 55, 56}
  197. #define CONFIG_SYS_NAND_ECCSIZE 512
  198. #define CONFIG_SYS_NAND_ECCBYTES 13
  199. #define CONFIG_NAND_OMAP_ECCSCHEME OMAP_ECC_BCH8_CODE_HW_DETECTION_SW
  200. #define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_TEXT_BASE
  201. #define CONFIG_SYS_NAND_U_BOOT_OFFS 0x20000
  202. #define CONFIG_SYS_NAND_U_BOOT_SIZE 0x100000
  203. #define CONFIG_SYS_SPL_MALLOC_START 0x80208000
  204. #define CONFIG_SYS_SPL_MALLOC_SIZE 0x100000 /* 1 MB */
  205. #define CONFIG_SYS_MEMTEST_SCRATCH 0x81000000
  206. #endif /* __CONFIG_H */