theadorable.h 2.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright (C) 2015-2016 Stefan Roese <sr@denx.de>
  4. */
  5. #ifndef _CONFIG_THEADORABLE_H
  6. #define _CONFIG_THEADORABLE_H
  7. /*
  8. * High Level Configuration Options (easy to change)
  9. */
  10. /*
  11. * TEXT_BASE needs to be below 16MiB, since this area is scrubbed
  12. * for DDR ECC byte filling in the SPL before loading the main
  13. * U-Boot into it.
  14. */
  15. #define CONFIG_SYS_TCLK 250000000 /* 250MHz */
  16. /*
  17. * Commands configuration
  18. */
  19. /*
  20. * The debugging version enables USB support via defconfig.
  21. * This version should also enable all other non-production
  22. * interfaces / features.
  23. */
  24. /* I2C */
  25. #define CONFIG_SYS_I2C
  26. #define CONFIG_SYS_I2C_MVTWSI
  27. #define CONFIG_I2C_MVTWSI_BASE0 MVEBU_TWSI_BASE
  28. #define CONFIG_I2C_MVTWSI_BASE1 MVEBU_TWSI1_BASE
  29. #define CONFIG_SYS_I2C_SLAVE 0x0
  30. #define CONFIG_SYS_I2C_SPEED 100000
  31. /* USB/EHCI configuration */
  32. #define CONFIG_EHCI_IS_TDI
  33. #define CONFIG_USB_MAX_CONTROLLER_COUNT 3
  34. /* Environment in SPI NOR flash */
  35. #define CONFIG_ENV_OVERWRITE
  36. #define PHY_ANEG_TIMEOUT 8000 /* PHY needs a longer aneg time */
  37. /* Keep device tree and initrd in lower memory so the kernel can access them */
  38. #define CONFIG_EXTRA_ENV_SETTINGS \
  39. "fdt_high=0x10000000\0" \
  40. "initrd_high=0x10000000\0"
  41. /* SATA support */
  42. #define CONFIG_SYS_SATA_MAX_DEVICE 1
  43. #define CONFIG_LBA48
  44. /* Enable LCD and reserve 512KB from top of memory*/
  45. #define CONFIG_SYS_MEM_TOP_HIDE 0x80000
  46. #define CONFIG_BMP_16BPP
  47. #define CONFIG_BMP_24BPP
  48. #define CONFIG_BMP_32BPP
  49. /* FPGA programming support */
  50. #define CONFIG_FPGA_STRATIX_V
  51. /*
  52. * Bootcounter
  53. */
  54. /* Max size of RAM minus BOOTCOUNT_ADDR is the bootcounter address */
  55. #define BOOTCOUNT_ADDR 0x1000
  56. /*
  57. * mv-common.h should be defined after CMD configs since it used them
  58. * to enable certain macros
  59. */
  60. #include "mv-common.h"
  61. /*
  62. * Memory layout while starting into the bin_hdr via the
  63. * BootROM:
  64. *
  65. * 0x4000.4000 - 0x4003.4000 headers space (192KiB)
  66. * 0x4000.4030 bin_hdr start address
  67. * 0x4003.4000 - 0x4004.7c00 BootROM memory allocations (15KiB)
  68. * 0x4007.fffc BootROM stack top
  69. *
  70. * The address space between 0x4007.fffc and 0x400f.fff is not locked in
  71. * L2 cache thus cannot be used.
  72. */
  73. /* SPL */
  74. /* Defines for SPL */
  75. #define CONFIG_SPL_MAX_SIZE ((128 << 10) - 0x4030)
  76. #define CONFIG_SPL_BSS_START_ADDR (0x40000000 + (128 << 10))
  77. #define CONFIG_SPL_BSS_MAX_SIZE (16 << 10)
  78. #ifdef CONFIG_SPL_BUILD
  79. #define CONFIG_SYS_MALLOC_SIMPLE
  80. #endif
  81. #define CONFIG_SPL_STACK (0x40000000 + ((192 - 16) << 10))
  82. #define CONFIG_SPL_BOOTROM_SAVE (CONFIG_SPL_STACK + 4)
  83. /* SPL related SPI defines */
  84. #define CONFIG_SYS_U_BOOT_OFFS CONFIG_SYS_SPI_U_BOOT_OFFS
  85. /* Enable DDR support in SPL (DDR3 training from Marvell bin_hdr) */
  86. #define CONFIG_DDR_FIXED_SIZE (2 << 20) /* 2GiB */
  87. #endif /* _CONFIG_THEADORABLE_H */