tegra210-common.h 1.9 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * (C) Copyright 2013-2015
  4. * NVIDIA Corporation <www.nvidia.com>
  5. */
  6. #ifndef _TEGRA210_COMMON_H_
  7. #define _TEGRA210_COMMON_H_
  8. #include "tegra-common.h"
  9. /*
  10. * NS16550 Configuration
  11. */
  12. #define V_NS16550_CLK 408000000 /* 408MHz (pllp_out0) */
  13. /* Generic Interrupt Controller */
  14. #define CONFIG_GICV2
  15. /*
  16. * Memory layout for where various images get loaded by boot scripts:
  17. *
  18. * scriptaddr can be pretty much anywhere that doesn't conflict with something
  19. * else. Put it above BOOTMAPSZ to eliminate conflicts.
  20. *
  21. * pxefile_addr_r can be pretty much anywhere that doesn't conflict with
  22. * something else. Put it above BOOTMAPSZ to eliminate conflicts.
  23. *
  24. * kernel_addr_r must be within the first 128M of RAM in order for the
  25. * kernel's CONFIG_AUTO_ZRELADDR option to work. Since the kernel will
  26. * decompress itself to 0x8000 after the start of RAM, kernel_addr_r
  27. * should not overlap that area, or the kernel will have to copy itself
  28. * somewhere else before decompression. Similarly, the address of any other
  29. * data passed to the kernel shouldn't overlap the start of RAM. Pushing
  30. * this up to 16M allows for a sizable kernel to be decompressed below the
  31. * compressed load address.
  32. *
  33. * fdt_addr_r simply shouldn't overlap anything else. Choosing 32M allows for
  34. * the compressed kernel to be up to 16M too.
  35. *
  36. * ramdisk_addr_r simply shouldn't overlap anything else. Choosing 33M allows
  37. * for the FDT/DTB to be up to 1M, which is hopefully plenty.
  38. */
  39. #define CONFIG_LOADADDR 0x80080000
  40. #define MEM_LAYOUT_ENV_SETTINGS \
  41. "scriptaddr=0x90000000\0" \
  42. "pxefile_addr_r=0x90100000\0" \
  43. "kernel_addr_r=" __stringify(CONFIG_LOADADDR) "\0" \
  44. "fdt_addr_r=0x82000000\0" \
  45. "ramdisk_addr_r=0x82100000\0"
  46. /* For USB EHCI controller */
  47. #define CONFIG_EHCI_IS_TDI
  48. #define CONFIG_USB_EHCI_TXFIFO_THRESH 0x10
  49. /* GPU needs setup */
  50. #define CONFIG_TEGRA_GPU
  51. #endif /* _TEGRA210_COMMON_H_ */