smdkv310.h 2.5 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright (C) 2011 Samsung Electronics
  4. *
  5. * Configuration settings for the SAMSUNG SMDKV310 (EXYNOS4210) board.
  6. */
  7. #ifndef __CONFIG_H
  8. #define __CONFIG_H
  9. #include "exynos4-common.h"
  10. #undef CONFIG_BOARD_COMMON
  11. #undef CONFIG_USB_GADGET_DWC2_OTG_PHY
  12. #undef CONFIG_REVISION_TAG
  13. /* High Level Configuration Options */
  14. #define CONFIG_EXYNOS4210 1 /* which is a EXYNOS4210 SoC */
  15. /* Mach Type */
  16. #define CONFIG_MACH_TYPE MACH_TYPE_SMDKV310
  17. #define CONFIG_SYS_SDRAM_BASE 0x40000000
  18. /* Handling Sleep Mode*/
  19. #define S5P_CHECK_SLEEP 0x00000BAD
  20. #define S5P_CHECK_DIDLE 0xBAD00000
  21. #define S5P_CHECK_LPA 0xABAD0000
  22. /* select serial console configuration */
  23. #define EXYNOS4_DEFAULT_UART_OFFSET 0x010000
  24. /* allow to overwrite serial and ethaddr */
  25. #define CONFIG_ENV_OVERWRITE
  26. /* MMC SPL */
  27. #define CONFIG_SKIP_LOWLEVEL_INIT
  28. #define COPY_BL2_FNPTR_ADDR 0x00002488
  29. #define CONFIG_BOOTCOMMAND "fatload mmc 0 40007000 uImage; bootm 40007000"
  30. /* Miscellaneous configurable options */
  31. #define CONFIG_DEFAULT_CONSOLE "console=ttySAC2,115200n8\0"
  32. /* memtest works on */
  33. #define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
  34. #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + 0x6000000)
  35. #define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 0x3E00000)
  36. /* SMDKV310 has 4 bank of DRAM */
  37. #define SDRAM_BANK_SIZE (512UL << 20UL) /* 512 MB */
  38. #define PHYS_SDRAM_1 CONFIG_SYS_SDRAM_BASE
  39. #define PHYS_SDRAM_1_SIZE SDRAM_BANK_SIZE
  40. #define PHYS_SDRAM_2 (CONFIG_SYS_SDRAM_BASE + SDRAM_BANK_SIZE)
  41. #define PHYS_SDRAM_2_SIZE SDRAM_BANK_SIZE
  42. #define PHYS_SDRAM_3 (CONFIG_SYS_SDRAM_BASE + (2 * SDRAM_BANK_SIZE))
  43. #define PHYS_SDRAM_3_SIZE SDRAM_BANK_SIZE
  44. #define PHYS_SDRAM_4 (CONFIG_SYS_SDRAM_BASE + (3 * SDRAM_BANK_SIZE))
  45. #define PHYS_SDRAM_4_SIZE SDRAM_BANK_SIZE
  46. /* FLASH and environment organization */
  47. #define CONFIG_CLK_1000_400_200
  48. /* MIU (Memory Interleaving Unit) */
  49. #define CONFIG_MIU_2BIT_INTERLEAVED
  50. #define CONFIG_SYS_MMC_ENV_DEV 0
  51. #define RESERVE_BLOCK_SIZE (512)
  52. #define BL1_SIZE (16 << 10) /*16 K reserved for BL1*/
  53. #define CONFIG_SPL_MAX_FOOTPRINT (14 * 1024)
  54. #define CONFIG_SYS_INIT_SP_ADDR 0x02040000
  55. /* U-Boot copy size from boot Media to DRAM.*/
  56. #define COPY_BL2_SIZE 0x80000
  57. #define BL2_START_OFFSET ((CONFIG_ENV_OFFSET + CONFIG_ENV_SIZE)/512)
  58. #define BL2_SIZE_BLOC_COUNT (COPY_BL2_SIZE/512)
  59. /* Ethernet Controllor Driver */
  60. #ifdef CONFIG_CMD_NET
  61. #define CONFIG_ENV_SROM_BANK 1
  62. #endif /*CONFIG_CMD_NET*/
  63. #endif /* __CONFIG_H */