porter.h 1.3 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * include/configs/porter.h
  4. * This file is Porter board configuration.
  5. *
  6. * Copyright (C) 2015 Renesas Electronics Corporation
  7. * Copyright (C) 2015 Cogent Embedded, Inc.
  8. */
  9. #ifndef __PORTER_H
  10. #define __PORTER_H
  11. #include "rcar-gen2-common.h"
  12. #define CONFIG_SYS_INIT_SP_ADDR 0x4f000000
  13. #define STACK_AREA_SIZE 0x00100000
  14. #define LOW_LEVEL_MERAM_STACK \
  15. (CONFIG_SYS_INIT_SP_ADDR + STACK_AREA_SIZE - 4)
  16. /* MEMORY */
  17. #define RCAR_GEN2_SDRAM_BASE 0x40000000
  18. #define RCAR_GEN2_SDRAM_SIZE (2048u * 1024 * 1024)
  19. #define RCAR_GEN2_UBOOT_SDRAM_SIZE (1024u * 1024 * 1024)
  20. /* FLASH */
  21. #define CONFIG_SPI_FLASH_QUAD
  22. /* SH Ether */
  23. #define CONFIG_SH_ETHER_USE_PORT 0
  24. #define CONFIG_SH_ETHER_PHY_ADDR 0x1
  25. #define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII
  26. #define CONFIG_SH_ETHER_CACHE_WRITEBACK
  27. #define CONFIG_SH_ETHER_CACHE_INVALIDATE
  28. #define CONFIG_SH_ETHER_ALIGNE_SIZE 64
  29. #define CONFIG_BITBANGMII
  30. #define CONFIG_BITBANGMII_MULTI
  31. /* Board Clock */
  32. #define RMOBILE_XTAL_CLK 20000000u
  33. #define CONFIG_SYS_CLK_FREQ RMOBILE_XTAL_CLK
  34. #define CONFIG_EXTRA_ENV_SETTINGS \
  35. "bootm_size=0x10000000\0"
  36. /* SPL support */
  37. #define CONFIG_SPL_STACK 0xe6340000
  38. #define CONFIG_SPL_MAX_SIZE 0x4000
  39. #ifdef CONFIG_SPL_BUILD
  40. #define CONFIG_CONS_SCIF0
  41. #define CONFIG_SH_SCIF_CLK_FREQ 65000000
  42. #endif
  43. #endif /* __PORTER_H */