ot1200.h 2.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright (C) 2010-2013 Freescale Semiconductor, Inc.
  4. * Copyright (C) 2014 Bachmann electronic GmbH
  5. */
  6. #ifndef __CONFIG_H
  7. #define __CONFIG_H
  8. #include "mx6_common.h"
  9. /* Size of malloc() pool */
  10. #define CONFIG_SYS_MALLOC_LEN (10 * 1024 * 1024)
  11. /* UART Configs */
  12. #define CONFIG_MXC_UART
  13. #define CONFIG_MXC_UART_BASE UART1_BASE
  14. /* SF Configs */
  15. /* IO expander */
  16. #define CONFIG_PCA953X
  17. #define CONFIG_SYS_I2C_PCA953X_ADDR 0x20
  18. #define CONFIG_SYS_I2C_PCA953X_WIDTH { {0x20, 16} }
  19. /* I2C Configs */
  20. #define CONFIG_SYS_I2C
  21. #define CONFIG_SYS_I2C_MXC
  22. #define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
  23. #define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
  24. #define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
  25. #define CONFIG_SYS_I2C_SPEED 100000
  26. /* OCOTP Configs */
  27. #define CONFIG_IMX_OTP
  28. #define IMX_OTP_BASE OCOTP_BASE_ADDR
  29. #define IMX_OTP_ADDR_MAX 0x7F
  30. #define IMX_OTP_DATA_ERROR_VAL 0xBADABADA
  31. #define IMX_OTPWRITE_ENABLED
  32. /* MMC Configs */
  33. #define CONFIG_SYS_FSL_ESDHC_ADDR 0
  34. #define CONFIG_SYS_FSL_USDHC_NUM 2
  35. /* USB Configs */
  36. #define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
  37. #define CONFIG_USB_MAX_CONTROLLER_COUNT 2
  38. /*
  39. * SATA Configs
  40. */
  41. #ifdef CONFIG_CMD_SATA
  42. #define CONFIG_SYS_SATA_MAX_DEVICE 1
  43. #define CONFIG_DWC_AHSATA_PORT_ID 0
  44. #define CONFIG_DWC_AHSATA_BASE_ADDR SATA_ARB_BASE_ADDR
  45. #define CONFIG_LBA48
  46. #endif
  47. /* SPL */
  48. #ifdef CONFIG_SPL
  49. #include "imx6_spl.h"
  50. #endif
  51. #define CONFIG_FEC_MXC
  52. #define IMX_FEC_BASE ENET_BASE_ADDR
  53. #define CONFIG_FEC_XCV_TYPE MII100
  54. #define CONFIG_ETHPRIME "FEC"
  55. #define CONFIG_FEC_MXC_PHYADDR 0x5
  56. #define CONFIG_PHY_SMSC
  57. #ifndef CONFIG_SPL
  58. #define CONFIG_ENV_EEPROM_IS_ON_I2C
  59. #define CONFIG_SYS_I2C_EEPROM_BUS 1
  60. #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
  61. #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 3
  62. #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 5
  63. #endif
  64. /* Thermal support */
  65. #define CONFIG_IMX_THERMAL
  66. /* Physical Memory Map */
  67. #define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
  68. #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
  69. #define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
  70. #define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
  71. #define CONFIG_SYS_INIT_SP_OFFSET \
  72. (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
  73. #define CONFIG_SYS_INIT_SP_ADDR \
  74. (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
  75. /* Environment organization */
  76. /* M25P16 has an erase size of 64 KiB */
  77. #define CONFIG_BOOTP_SERVERIP
  78. #define CONFIG_BOOTP_BOOTFILE
  79. #endif /* __CONFIG_H */