mxs.h 3.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143
  1. /*
  2. * Copyright (C) 2013 Marek Vasut <marex@denx.de>
  3. *
  4. * This program is free software; you can redistribute it and/or
  5. * modify it under the terms of the GNU General Public License as
  6. * published by the Free Software Foundation; either version 2 of
  7. * the License, or (at your option) any later version.
  8. *
  9. * This program is distributed in the hope that it will be useful,
  10. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  11. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  12. * GNU General Public License for more details.
  13. *
  14. * You should have received a copy of the GNU General Public License
  15. * along with this program; if not, write to the Free Software
  16. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  17. * MA 02111-1307 USA
  18. */
  19. #ifndef __CONFIGS_MXS_H__
  20. #define __CONFIGS_MXS_H__
  21. /*
  22. * Includes
  23. */
  24. #if defined(CONFIG_MX23) && defined(CONFIG_MX28)
  25. #error Select either CONFIG_MX23 or CONFIG_MX28 , never both!
  26. #elif !defined(CONFIG_MX23) && !defined(CONFIG_MX28)
  27. #error Select one of CONFIG_MX23 or CONFIG_MX28 !
  28. #endif
  29. #include <asm/arch/regs-base.h>
  30. #if defined(CONFIG_MX23)
  31. #include <asm/arch/iomux-mx23.h>
  32. #elif defined(CONFIG_MX28)
  33. #include <asm/arch/iomux-mx28.h>
  34. #endif
  35. /*
  36. * CPU specifics
  37. */
  38. /* Startup hooks */
  39. /* SPL */
  40. #ifndef CONFIG_SPL_FRAMEWORK
  41. #define CONFIG_SPL_NO_CPU_SUPPORT
  42. #define CONFIG_SPL_START_S_PATH "arch/arm/cpu/arm926ejs/mxs"
  43. #endif
  44. /* Memory sizes */
  45. #define CONFIG_SYS_MALLOC_LEN 0x00400000 /* 4 MB for malloc */
  46. #define CONFIG_SYS_MEMTEST_START 0x40000000 /* Memtest start adr */
  47. #define CONFIG_SYS_MEMTEST_END 0x40400000 /* 4 MB RAM test */
  48. /* OCRAM at 0x0 ; 32kB on MX23 ; 128kB on MX28 */
  49. #define CONFIG_SYS_INIT_RAM_ADDR 0x00000000
  50. #if defined(CONFIG_MX23)
  51. #define CONFIG_SYS_INIT_RAM_SIZE (32 * 1024)
  52. #elif defined(CONFIG_MX28)
  53. #define CONFIG_SYS_INIT_RAM_SIZE (128 * 1024)
  54. #endif
  55. /* Point initial SP in SRAM so SPL can use it too. */
  56. #define CONFIG_SYS_INIT_SP_OFFSET \
  57. (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
  58. #define CONFIG_SYS_INIT_SP_ADDR \
  59. (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
  60. /*
  61. * We need to sacrifice first 4 bytes of RAM here to avoid triggering some
  62. * strange BUG in ROM corrupting first 4 bytes of RAM when loading U-Boot
  63. * binary. In case there was more of this mess, 0x100 bytes are skipped.
  64. *
  65. * In case of a HAB boot, we cannot for some weird reason use the first 4KiB
  66. * of DRAM when loading. Moreover, we use the first 4 KiB for IVT and CST
  67. * blocks, thus U-Boot starts at offset +8 KiB of DRAM start.
  68. *
  69. * As for the SPL, we must avoid the first 4 KiB as well, but we load the
  70. * IVT and CST to 0x8000, so we don't need to waste the subsequent 4 KiB.
  71. */
  72. /* U-Boot general configuration */
  73. #define CONFIG_SYS_CBSIZE 1024 /* Console I/O buffer size */
  74. #define CONFIG_SYS_MAXARGS 32 /* Max number of command args */
  75. #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
  76. /* Boot argument buffer size */
  77. /* Booting Linux */
  78. #define CONFIG_CMDLINE_TAG
  79. #define CONFIG_SETUP_MEMORY_TAGS
  80. /*
  81. * Drivers
  82. */
  83. /*
  84. * DUART Serial Driver.
  85. * Conflicts with AUART driver which can be set by board.
  86. */
  87. #define CONFIG_PL011_CLOCK 24000000
  88. #define CONFIG_PL01x_PORTS { (void *)MXS_UARTDBG_BASE }
  89. /* Default baudrate can be overridden by board! */
  90. /* FEC Ethernet on SoC */
  91. #ifdef CONFIG_FEC_MXC
  92. #ifndef CONFIG_ETHPRIME
  93. #define CONFIG_ETHPRIME "FEC0"
  94. #endif
  95. #ifndef CONFIG_FEC_XCV_TYPE
  96. #define CONFIG_FEC_XCV_TYPE RMII
  97. #endif
  98. #endif
  99. /* LCD */
  100. #ifdef CONFIG_VIDEO
  101. #define CONFIG_VIDEO_MXS
  102. #endif
  103. /* NAND */
  104. #ifdef CONFIG_CMD_NAND
  105. #define CONFIG_SYS_MAX_NAND_DEVICE 1
  106. #define CONFIG_SYS_NAND_BASE 0x60000000
  107. #define CONFIG_SYS_NAND_5_ADDR_CYCLE
  108. #endif
  109. /* OCOTP */
  110. #ifdef CONFIG_CMD_FUSE
  111. #define CONFIG_MXS_OCOTP
  112. #endif
  113. /* SPI */
  114. #ifdef CONFIG_CMD_SPI
  115. #define CONFIG_SPI_HALF_DUPLEX
  116. #endif
  117. /* USB */
  118. #ifdef CONFIG_CMD_USB
  119. #define CONFIG_USB_EHCI_MXS
  120. #define CONFIG_EHCI_IS_TDI
  121. #endif
  122. #endif /* __CONFIGS_MXS_H__ */