mx6sxsabresd.h 5.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright 2014 Freescale Semiconductor, Inc.
  4. *
  5. * Configuration settings for the Freescale i.MX6SX Sabresd board.
  6. */
  7. #ifndef __CONFIG_H
  8. #define __CONFIG_H
  9. #include "mx6_common.h"
  10. #ifdef CONFIG_SPL
  11. #include "imx6_spl.h"
  12. #endif
  13. /* Size of malloc() pool */
  14. #define CONFIG_SYS_MALLOC_LEN (3 * SZ_1M)
  15. #define CONFIG_MXC_UART
  16. #define CONFIG_MXC_UART_BASE UART1_BASE
  17. #ifdef CONFIG_IMX_BOOTAUX
  18. /* Set to QSPI2 B flash at default */
  19. #define CONFIG_SYS_AUXCORE_BOOTDATA 0x78000000
  20. #define UPDATE_M4_ENV \
  21. "m4image=m4_qspi.bin\0" \
  22. "loadm4image=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${m4image}\0" \
  23. "update_m4_from_sd=" \
  24. "if sf probe 1:0; then " \
  25. "if run loadm4image; then " \
  26. "setexpr fw_sz ${filesize} + 0xffff; " \
  27. "setexpr fw_sz ${fw_sz} / 0x10000; " \
  28. "setexpr fw_sz ${fw_sz} * 0x10000; " \
  29. "sf erase 0x0 ${fw_sz}; " \
  30. "sf write ${loadaddr} 0x0 ${filesize}; " \
  31. "fi; " \
  32. "fi\0" \
  33. "m4boot=sf probe 1:0; bootaux "__stringify(CONFIG_SYS_AUXCORE_BOOTDATA)"\0"
  34. #else
  35. #define UPDATE_M4_ENV ""
  36. #endif
  37. #define CONFIG_EXTRA_ENV_SETTINGS \
  38. UPDATE_M4_ENV \
  39. "script=boot.scr\0" \
  40. "image=zImage\0" \
  41. "console=ttymxc0\0" \
  42. "fdt_high=0xffffffff\0" \
  43. "initrd_high=0xffffffff\0" \
  44. "fdt_file=imx6sx-sdb.dtb\0" \
  45. "fdt_addr=0x88000000\0" \
  46. "boot_fdt=try\0" \
  47. "ip_dyn=yes\0" \
  48. "videomode=video=ctfb:x:800,y:480,depth:24,pclk:29850,le:89,ri:164,up:23,lo:10,hs:10,vs:10,sync:0,vmode:0\0" \
  49. "mmcdev=3\0" \
  50. "mmcpart=1\0" \
  51. "finduuid=part uuid mmc ${mmcdev}:2 uuid\0" \
  52. "mmcargs=setenv bootargs console=${console},${baudrate} " \
  53. "root=PARTUUID=${uuid} rootwait rw\0" \
  54. "loadbootscript=" \
  55. "fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
  56. "bootscript=echo Running bootscript from mmc ...; " \
  57. "source\0" \
  58. "loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \
  59. "loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \
  60. "mmcboot=echo Booting from mmc ...; " \
  61. "run finduuid; " \
  62. "run mmcargs; " \
  63. "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
  64. "if run loadfdt; then " \
  65. "bootz ${loadaddr} - ${fdt_addr}; " \
  66. "else " \
  67. "if test ${boot_fdt} = try; then " \
  68. "bootz; " \
  69. "else " \
  70. "echo WARN: Cannot load the DT; " \
  71. "fi; " \
  72. "fi; " \
  73. "else " \
  74. "bootz; " \
  75. "fi;\0" \
  76. "netargs=setenv bootargs console=${console},${baudrate} " \
  77. "root=/dev/nfs " \
  78. "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
  79. "netboot=echo Booting from net ...; " \
  80. "run netargs; " \
  81. "if test ${ip_dyn} = yes; then " \
  82. "setenv get_cmd dhcp; " \
  83. "else " \
  84. "setenv get_cmd tftp; " \
  85. "fi; " \
  86. "${get_cmd} ${image}; " \
  87. "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
  88. "if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \
  89. "bootz ${loadaddr} - ${fdt_addr}; " \
  90. "else " \
  91. "if test ${boot_fdt} = try; then " \
  92. "bootz; " \
  93. "else " \
  94. "echo WARN: Cannot load the DT; " \
  95. "fi; " \
  96. "fi; " \
  97. "else " \
  98. "bootz; " \
  99. "fi;\0" \
  100. "findfdt="\
  101. "if test test $board_rev = REVA ; then " \
  102. "setenv fdt_file imx6sx-sdb-reva.dtb; fi; " \
  103. #define CONFIG_BOOTCOMMAND \
  104. "run findfdt; " \
  105. "mmc dev ${mmcdev}; if mmc rescan; then " \
  106. "if run loadbootscript; then " \
  107. "run bootscript; " \
  108. "else " \
  109. "if run loadimage; then " \
  110. "run mmcboot; " \
  111. "else run netboot; " \
  112. "fi; " \
  113. "fi; " \
  114. "else run netboot; fi"
  115. /* Miscellaneous configurable options */
  116. #define CONFIG_SYS_MEMTEST_START 0x80000000
  117. #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 0x10000)
  118. /* Physical Memory Map */
  119. #define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
  120. #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
  121. #define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
  122. #define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
  123. #define CONFIG_SYS_INIT_SP_OFFSET \
  124. (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
  125. #define CONFIG_SYS_INIT_SP_ADDR \
  126. (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
  127. /* MMC Configuration */
  128. #define CONFIG_SYS_FSL_ESDHC_ADDR USDHC4_BASE_ADDR
  129. /* I2C Configs */
  130. #define CONFIG_SYS_I2C_MXC
  131. #define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
  132. #define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
  133. #define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
  134. #define CONFIG_SYS_I2C_SPEED 100000
  135. /* Network */
  136. #define CONFIG_FEC_MXC
  137. #define IMX_FEC_BASE ENET_BASE_ADDR
  138. #define CONFIG_FEC_MXC_PHYADDR 0x1
  139. #define CONFIG_FEC_XCV_TYPE RGMII
  140. #define CONFIG_ETHPRIME "FEC"
  141. #define CONFIG_PHY_ATHEROS
  142. #ifdef CONFIG_CMD_USB
  143. #define CONFIG_EHCI_HCD_INIT_AFTER_RESET
  144. #define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
  145. #define CONFIG_MXC_USB_FLAGS 0
  146. #define CONFIG_USB_MAX_CONTROLLER_COUNT 2
  147. #endif
  148. #ifdef CONFIG_CMD_PCI
  149. #define CONFIG_PCI_SCAN_SHOW
  150. #define CONFIG_PCIE_IMX
  151. #define CONFIG_PCIE_IMX_PERST_GPIO IMX_GPIO_NR(2, 0)
  152. #define CONFIG_PCIE_IMX_POWER_GPIO IMX_GPIO_NR(2, 1)
  153. #endif
  154. #define CONFIG_IMX_THERMAL
  155. #ifdef CONFIG_FSL_QSPI
  156. #define CONFIG_SYS_FSL_QSPI_LE
  157. #define CONFIG_SYS_FSL_QSPI_AHB
  158. #ifdef CONFIG_MX6SX_SABRESD_REVA
  159. #define FSL_QSPI_FLASH_SIZE SZ_16M
  160. #else
  161. #define FSL_QSPI_FLASH_SIZE SZ_32M
  162. #endif
  163. #define FSL_QSPI_FLASH_NUM 2
  164. #endif
  165. #ifndef CONFIG_SPL_BUILD
  166. #ifdef CONFIG_VIDEO
  167. #define CONFIG_VIDEO_MXS
  168. #define CONFIG_VIDEO_LOGO
  169. #define CONFIG_SPLASH_SCREEN
  170. #define CONFIG_SPLASH_SCREEN_ALIGN
  171. #define CONFIG_BMP_16BPP
  172. #define CONFIG_VIDEO_BMP_RLE8
  173. #define CONFIG_VIDEO_BMP_LOGO
  174. #define MXS_LCDIF_BASE MX6SX_LCDIF1_BASE_ADDR
  175. #endif
  176. #endif
  177. #define CONFIG_SYS_FSL_USDHC_NUM 3
  178. #if defined(CONFIG_ENV_IS_IN_MMC)
  179. #define CONFIG_SYS_MMC_ENV_DEV 2 /*USDHC4*/
  180. #endif
  181. #endif /* __CONFIG_H */