mx53loco.h 5.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright (C) 2011 Freescale Semiconductor, Inc.
  4. * Jason Liu <r64343@freescale.com>
  5. *
  6. * Configuration settings for Freescale MX53 low cost board.
  7. */
  8. #ifndef __CONFIG_H
  9. #define __CONFIG_H
  10. #define CONFIG_MACH_TYPE MACH_TYPE_MX53_LOCO
  11. #include <asm/arch/imx-regs.h>
  12. #define CONFIG_CMDLINE_TAG
  13. #define CONFIG_SETUP_MEMORY_TAGS
  14. #define CONFIG_INITRD_TAG
  15. #define CONFIG_SYS_FSL_CLK
  16. /* Size of malloc() pool */
  17. #define CONFIG_SYS_MALLOC_LEN (10 * 1024 * 1024)
  18. #define CONFIG_REVISION_TAG
  19. #define CONFIG_MXC_UART
  20. #define CONFIG_MXC_UART_BASE UART1_BASE
  21. /* MMC Configs */
  22. #define CONFIG_SYS_FSL_ESDHC_ADDR 0
  23. #define CONFIG_SYS_FSL_ESDHC_NUM 2
  24. /* Eth Configs */
  25. #define CONFIG_FEC_MXC
  26. #define IMX_FEC_BASE FEC_BASE_ADDR
  27. #define CONFIG_FEC_MXC_PHYADDR 0x1F
  28. /* USB Configs */
  29. #define CONFIG_MXC_USB_PORT 1
  30. #define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
  31. #define CONFIG_MXC_USB_FLAGS 0
  32. /* I2C Configs */
  33. #define CONFIG_SYS_I2C
  34. #define CONFIG_SYS_I2C_MXC
  35. #define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
  36. #define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
  37. #define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
  38. /* PMIC Controller */
  39. #define CONFIG_POWER
  40. #define CONFIG_POWER_I2C
  41. #define CONFIG_DIALOG_POWER
  42. #define CONFIG_POWER_FSL
  43. #define CONFIG_POWER_FSL_MC13892
  44. #define CONFIG_SYS_DIALOG_PMIC_I2C_ADDR 0x48
  45. #define CONFIG_SYS_FSL_PMIC_I2C_ADDR 0x8
  46. /* allow to overwrite serial and ethaddr */
  47. #define CONFIG_ENV_OVERWRITE
  48. /* Command definition */
  49. #define CONFIG_ETHPRIME "FEC0"
  50. #define CONFIG_LOADADDR 0x72000000 /* loadaddr env var */
  51. #define CONFIG_EXTRA_ENV_SETTINGS \
  52. "script=boot.scr\0" \
  53. "image=zImage\0" \
  54. "fdt_addr=0x71000000\0" \
  55. "boot_fdt=try\0" \
  56. "ip_dyn=yes\0" \
  57. "mmcdev=0\0" \
  58. "mmcpart=1\0" \
  59. "mmcroot=/dev/mmcblk0p2 rw rootwait\0" \
  60. "mmcargs=setenv bootargs console=ttymxc0,${baudrate} root=${mmcroot}\0" \
  61. "loadbootscript=" \
  62. "load mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
  63. "bootscript=echo Running bootscript from mmc ...; " \
  64. "source\0" \
  65. "loadimage=load mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \
  66. "loadfdt=load mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \
  67. "mmcboot=echo Booting from mmc ...; " \
  68. "run mmcargs; " \
  69. "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
  70. "if run loadfdt; then " \
  71. "bootz ${loadaddr} - ${fdt_addr}; " \
  72. "else " \
  73. "if test ${boot_fdt} = try; then " \
  74. "bootz; " \
  75. "else " \
  76. "echo WARN: Cannot load the DT; " \
  77. "fi; " \
  78. "fi; " \
  79. "else " \
  80. "bootz; " \
  81. "fi;\0" \
  82. "netargs=setenv bootargs console=ttymxc0,${baudrate} " \
  83. "root=/dev/nfs " \
  84. "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
  85. "netboot=echo Booting from net ...; " \
  86. "run netargs; " \
  87. "if test ${ip_dyn} = yes; then " \
  88. "setenv get_cmd dhcp; " \
  89. "else " \
  90. "setenv get_cmd tftp; " \
  91. "fi; " \
  92. "${get_cmd} ${image}; " \
  93. "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
  94. "if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \
  95. "bootz ${loadaddr} - ${fdt_addr}; " \
  96. "else " \
  97. "if test ${boot_fdt} = try; then " \
  98. "bootz; " \
  99. "else " \
  100. "echo ERROR: Cannot load the DT; " \
  101. "exit; " \
  102. "fi; " \
  103. "fi; " \
  104. "else " \
  105. "bootz; " \
  106. "fi;\0"
  107. #define CONFIG_BOOTCOMMAND \
  108. "mmc dev ${mmcdev}; if mmc rescan; then " \
  109. "if run loadbootscript; then " \
  110. "run bootscript; " \
  111. "else " \
  112. "if run loadimage; then " \
  113. "run mmcboot; " \
  114. "else run netboot; " \
  115. "fi; " \
  116. "fi; " \
  117. "else run netboot; fi"
  118. #define CONFIG_ARP_TIMEOUT 200UL
  119. /* Miscellaneous configurable options */
  120. #define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
  121. #define CONFIG_SYS_MEMTEST_START 0x70000000
  122. #define CONFIG_SYS_MEMTEST_END 0x70010000
  123. #define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
  124. /* Physical Memory Map */
  125. #define PHYS_SDRAM_1 CSD0_BASE_ADDR
  126. #define PHYS_SDRAM_1_SIZE (gd->bd->bi_dram[0].size)
  127. #define PHYS_SDRAM_2 CSD1_BASE_ADDR
  128. #define PHYS_SDRAM_2_SIZE (gd->bd->bi_dram[1].size)
  129. #define PHYS_SDRAM_SIZE (gd->ram_size)
  130. #define CONFIG_SYS_SDRAM_BASE (PHYS_SDRAM_1)
  131. #define CONFIG_SYS_INIT_RAM_ADDR (IRAM_BASE_ADDR)
  132. #define CONFIG_SYS_INIT_RAM_SIZE (IRAM_SIZE)
  133. #define CONFIG_SYS_INIT_SP_OFFSET \
  134. (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
  135. #define CONFIG_SYS_INIT_SP_ADDR \
  136. (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
  137. /* Environment starts at 768k = 768 * 1024 = 786432 */
  138. /*
  139. * Detect overlap between U-Boot image and environment area in build-time
  140. *
  141. * CONFIG_BOARD_SIZE_LIMIT = CONFIG_ENV_OFFSET - u-boot.imx offset
  142. * CONFIG_BOARD_SIZE_LIMIT = 768k - 1k = 767k = 785408
  143. *
  144. * Currently CONFIG_BOARD_SIZE_LIMIT does not handle expressions, so
  145. * write the direct value here
  146. */
  147. #define CONFIG_BOARD_SIZE_LIMIT 785408
  148. #define CONFIG_SYS_MMC_ENV_DEV 0
  149. #ifdef CONFIG_CMD_SATA
  150. #define CONFIG_SYS_SATA_MAX_DEVICE 1
  151. #define CONFIG_DWC_AHSATA_PORT_ID 0
  152. #define CONFIG_DWC_AHSATA_BASE_ADDR SATA_BASE_ADDR
  153. #define CONFIG_LBA48
  154. #endif
  155. /* Framebuffer and LCD */
  156. #define CONFIG_VIDEO_BMP_RLE8
  157. #define CONFIG_SPLASH_SCREEN
  158. #define CONFIG_BMP_16BPP
  159. #define CONFIG_VIDEO_LOGO
  160. #endif /* __CONFIG_H */