mx35pdk.h 5.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * (C) Copyright 2010, Stefano Babic <sbabic@denx.de>
  4. *
  5. * (C) Copyright 2008-2010 Freescale Semiconductor, Inc.
  6. *
  7. * Copyright (C) 2007, Guennadi Liakhovetski <lg@denx.de>
  8. *
  9. * Configuration for the MX35pdk Freescale board.
  10. */
  11. #ifndef __CONFIG_H
  12. #define __CONFIG_H
  13. #include <asm/arch/imx-regs.h>
  14. /* High Level Configuration Options */
  15. #define CONFIG_MX35
  16. #define CONFIG_SYS_FSL_CLK
  17. /* Set TEXT at the beginning of the NOR flash */
  18. #define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
  19. #define CONFIG_REVISION_TAG
  20. #define CONFIG_SETUP_MEMORY_TAGS
  21. #define CONFIG_INITRD_TAG
  22. /*
  23. * Size of malloc() pool
  24. */
  25. #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 1024 * 1024)
  26. /*
  27. * Hardware drivers
  28. */
  29. #define CONFIG_SYS_I2C
  30. #define CONFIG_SYS_I2C_MXC
  31. #define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
  32. #define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
  33. #define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
  34. /*
  35. * PMIC Configs
  36. */
  37. #define CONFIG_POWER
  38. #define CONFIG_POWER_I2C
  39. #define CONFIG_POWER_FSL
  40. #define CONFIG_POWER_FSL_MC13892
  41. #define CONFIG_SYS_FSL_PMIC_I2C_ADDR 0x08
  42. #define CONFIG_RTC_MC13XXX
  43. /*
  44. * MFD MC9SDZ60
  45. */
  46. #define CONFIG_FSL_MC9SDZ60
  47. #define CONFIG_SYS_FSL_MC9SDZ60_I2C_ADDR 0x69
  48. /*
  49. * UART (console)
  50. */
  51. #define CONFIG_MXC_UART
  52. #define CONFIG_MXC_UART_BASE UART1_BASE
  53. /* allow to overwrite serial and ethaddr */
  54. #define CONFIG_ENV_OVERWRITE
  55. /*
  56. * Command definition
  57. */
  58. #define CONFIG_NET_RETRY_COUNT 100
  59. #define CONFIG_LOADADDR 0x80800000 /* loadaddr env var */
  60. /*
  61. * Ethernet on the debug board (SMC911)
  62. */
  63. #define CONFIG_HAS_ETH1
  64. #define CONFIG_ETHPRIME
  65. /*
  66. * Ethernet on SOC (FEC)
  67. */
  68. #define CONFIG_FEC_MXC
  69. #define IMX_FEC_BASE FEC_BASE_ADDR
  70. #define CONFIG_FEC_MXC_PHYADDR 0x1F
  71. #define CONFIG_ARP_TIMEOUT 200UL
  72. /*
  73. * Miscellaneous configurable options
  74. */
  75. #define CONFIG_SYS_MEMTEST_START 0 /* memtest works on */
  76. #define CONFIG_SYS_MEMTEST_END 0x10000
  77. #define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
  78. /*
  79. * Physical Memory Map
  80. */
  81. #define PHYS_SDRAM_1 CSD0_BASE_ADDR
  82. #define PHYS_SDRAM_1_SIZE (128 * 1024 * 1024)
  83. #define PHYS_SDRAM_2 CSD1_BASE_ADDR
  84. #define PHYS_SDRAM_2_SIZE (128 * 1024 * 1024)
  85. #define CONFIG_SYS_SDRAM_BASE CSD0_BASE_ADDR
  86. #define CONFIG_SYS_INIT_RAM_ADDR (IRAM_BASE_ADDR + 0x10000)
  87. #define CONFIG_SYS_INIT_RAM_SIZE (IRAM_SIZE / 2)
  88. #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - \
  89. GENERATED_GBL_DATA_SIZE)
  90. #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
  91. CONFIG_SYS_GBL_DATA_OFFSET)
  92. /*
  93. * MTD Command for mtdparts
  94. */
  95. /*
  96. * FLASH and environment organization
  97. */
  98. #define CONFIG_SYS_FLASH_BASE CS0_BASE_ADDR
  99. #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
  100. #define CONFIG_SYS_MAX_FLASH_SECT 512 /* max number of sectors on one chip */
  101. /* Monitor at beginning of flash */
  102. #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
  103. #define CONFIG_SYS_MONITOR_LEN (512 * 1024)
  104. /* Address and size of Redundant Environment Sector */
  105. /*
  106. * CFI FLASH driver setup
  107. */
  108. /* A non-standard buffered write algorithm */
  109. #define CONFIG_FLASH_SPANSION_S29WS_N
  110. /*
  111. * NAND FLASH driver setup
  112. */
  113. #define CONFIG_MXC_NAND_REGS_BASE (NFC_BASE_ADDR)
  114. #define CONFIG_SYS_MAX_NAND_DEVICE 1
  115. #define CONFIG_SYS_NAND_BASE (NFC_BASE_ADDR)
  116. #define CONFIG_MXC_NAND_HWECC
  117. #define CONFIG_SYS_NAND_LARGEPAGE
  118. /* EHCI driver */
  119. #define CONFIG_EHCI_IS_TDI
  120. #define CONFIG_EHCI_HCD_INIT_AFTER_RESET
  121. #define CONFIG_USB_EHCI_MXC
  122. #define CONFIG_MXC_USB_PORT 0
  123. #define CONFIG_MXC_USB_FLAGS (MXC_EHCI_INTERFACE_DIFF_UNI | \
  124. MXC_EHCI_POWER_PINS_ENABLED | \
  125. MXC_EHCI_OC_PIN_ACTIVE_LOW)
  126. #define CONFIG_MXC_USB_PORTSC (MXC_EHCI_UTMI_16BIT | MXC_EHCI_MODE_UTMI)
  127. /* mmc driver */
  128. #define CONFIG_SYS_FSL_ESDHC_ADDR 0
  129. #define CONFIG_SYS_FSL_ESDHC_NUM 1
  130. /*
  131. * Default environment and default scripts
  132. * to update uboot and load kernel
  133. */
  134. #define CONFIG_HOSTNAME "mx35pdk"
  135. #define CONFIG_EXTRA_ENV_SETTINGS \
  136. "netdev=eth1\0" \
  137. "ethprime=smc911x\0" \
  138. "nfsargs=setenv bootargs root=/dev/nfs rw " \
  139. "nfsroot=${serverip}:${rootpath}\0" \
  140. "ramargs=setenv bootargs root=/dev/ram rw\0" \
  141. "addip_sta=setenv bootargs ${bootargs} " \
  142. "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
  143. ":${hostname}:${netdev}:off panic=1\0" \
  144. "addip_dyn=setenv bootargs ${bootargs} ip=dhcp\0" \
  145. "addip=if test -n ${ipdyn};then run addip_dyn;" \
  146. "else run addip_sta;fi\0" \
  147. "addmtd=setenv bootargs ${bootargs} ${mtdparts}\0" \
  148. "addtty=setenv bootargs ${bootargs}" \
  149. " console=ttymxc0,${baudrate}\0" \
  150. "addmisc=setenv bootargs ${bootargs} ${misc}\0" \
  151. "loadaddr=80800000\0" \
  152. "kernel_addr_r=80800000\0" \
  153. "hostname=" CONFIG_HOSTNAME "\0" \
  154. "bootfile=" CONFIG_HOSTNAME "/uImage\0" \
  155. "ramdisk_file=" CONFIG_HOSTNAME "/uRamdisk\0" \
  156. "flash_self=run ramargs addip addtty addmtd addmisc;" \
  157. "bootm ${kernel_addr} ${ramdisk_addr}\0" \
  158. "flash_nfs=run nfsargs addip addtty addmtd addmisc;" \
  159. "bootm ${kernel_addr}\0" \
  160. "net_nfs=tftp ${kernel_addr_r} ${bootfile}; " \
  161. "run nfsargs addip addtty addmtd addmisc;" \
  162. "bootm ${kernel_addr_r}\0" \
  163. "net_self_load=tftp ${kernel_addr_r} ${bootfile};" \
  164. "tftp ${ramdisk_addr_r} ${ramdisk_file};\0" \
  165. "u-boot=" CONFIG_HOSTNAME "/u-boot.bin\0" \
  166. "load=tftp ${loadaddr} ${u-boot}\0" \
  167. "uboot_addr=" __stringify(CONFIG_SYS_MONITOR_BASE) "\0" \
  168. "update=protect off ${uboot_addr} +80000;" \
  169. "erase ${uboot_addr} +80000;" \
  170. "cp.b ${loadaddr} ${uboot_addr} ${filesize}\0" \
  171. "upd=if run load;then echo Updating u-boot;if run update;" \
  172. "then echo U-Boot updated;" \
  173. "else echo Error updating u-boot !;" \
  174. "echo Board without bootloader !!;" \
  175. "fi;" \
  176. "else echo U-Boot not downloaded..exiting;fi\0" \
  177. "bootcmd=run net_nfs\0"
  178. #endif /* __CONFIG_H */