ls1028a_common.h 7.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright 2019 NXP
  4. */
  5. #ifndef __L1028A_COMMON_H
  6. #define __L1028A_COMMON_H
  7. #define CONFIG_REMAKE_ELF
  8. #define CONFIG_FSL_LAYERSCAPE
  9. #define CONFIG_MP
  10. #include <asm/arch/stream_id_lsch3.h>
  11. #include <asm/arch/config.h>
  12. #include <asm/arch/soc.h>
  13. /* Link Definitions */
  14. #define CONFIG_SYS_INIT_SP_ADDR CONFIG_SYS_TEXT_BASE
  15. #define CONFIG_SKIP_LOWLEVEL_INIT
  16. #define CONFIG_VERY_BIG_RAM
  17. #define CONFIG_SYS_DDR_SDRAM_BASE 0x80000000UL
  18. #define CONFIG_SYS_FSL_DDR_SDRAM_BASE_PHY 0
  19. #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
  20. #define CONFIG_SYS_DDR_BLOCK2_BASE 0x2080000000ULL
  21. #define CONFIG_SYS_FSL_DDR_MAIN_NUM_CTRLS 1
  22. #define CONFIG_CMD_MEMTEST
  23. #define CONFIG_SYS_MEMTEST_START 0x80000000
  24. #define CONFIG_SYS_MEMTEST_END 0x9fffffff
  25. /*
  26. * SMP Definitinos
  27. */
  28. #define CPU_RELEASE_ADDR secondary_boot_func
  29. /* Generic Timer Definitions */
  30. #define COUNTER_FREQUENCY 25000000 /* 25MHz */
  31. /* Size of malloc() pool */
  32. #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 2048 * 1024)
  33. /* I2C */
  34. #ifndef CONFIG_DM_I2C
  35. #define CONFIG_SYS_I2C
  36. #endif
  37. /* Serial Port */
  38. #define CONFIG_CONS_INDEX 1
  39. #define CONFIG_SYS_NS16550_SERIAL
  40. #define CONFIG_SYS_NS16550_REG_SIZE 1
  41. #define CONFIG_SYS_NS16550_CLK (get_bus_freq(0) / 2)
  42. #define CONFIG_BAUDRATE 115200
  43. #define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
  44. /* Miscellaneous configurable options */
  45. #define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_DDR_SDRAM_BASE + 0x10000000)
  46. /* Physical Memory Map */
  47. #define CONFIG_CHIP_SELECTS_PER_CTRL 4
  48. #define CONFIG_HWCONFIG
  49. #define HWCONFIG_BUFFER_SIZE 128
  50. /* Allow to overwrite serial and ethaddr */
  51. #define CONFIG_ENV_OVERWRITE
  52. #define BOOT_TARGET_DEVICES(func) \
  53. func(MMC, mmc, 0) \
  54. func(MMC, mmc, 1) \
  55. func(USB, usb, 0)
  56. #include <config_distro_bootcmd.h>
  57. /* Initial environment variables */
  58. #define CONFIG_EXTRA_ENV_SETTINGS \
  59. "board=ls1028ardb\0" \
  60. "hwconfig=fsl_ddr:bank_intlv=auto\0" \
  61. "ramdisk_addr=0x800000\0" \
  62. "ramdisk_size=0x2000000\0" \
  63. "fdt_high=0xffffffffffffffff\0" \
  64. "initrd_high=0xffffffffffffffff\0" \
  65. "fdt_addr=0x00f00000\0" \
  66. "kernel_addr=0x01000000\0" \
  67. "scriptaddr=0x80000000\0" \
  68. "scripthdraddr=0x80080000\0" \
  69. "fdtheader_addr_r=0x80100000\0" \
  70. "kernelheader_addr_r=0x80200000\0" \
  71. "load_addr=0xa0000000\0" \
  72. "kernel_addr_r=0x81000000\0" \
  73. "fdt_addr_r=0x90000000\0" \
  74. "ramdisk_addr_r=0xa0000000\0" \
  75. "kernel_start=0x1000000\0" \
  76. "kernelheader_start=0x800000\0" \
  77. "kernel_load=0xa0000000\0" \
  78. "kernel_size=0x2800000\0" \
  79. "kernelheader_size=0x40000\0" \
  80. "kernel_addr_sd=0x8000\0" \
  81. "kernel_size_sd=0x14000\0" \
  82. "kernelhdr_addr_sd=0x4000\0" \
  83. "kernelhdr_size_sd=0x10\0" \
  84. "console=ttyS0,115200\0" \
  85. "mtdparts=" CONFIG_MTDPARTS_DEFAULT "\0" \
  86. BOOTENV \
  87. "boot_scripts=ls1028ardb_boot.scr\0" \
  88. "boot_script_hdr=hdr_ls1028ardb_bs.out\0" \
  89. "scan_dev_for_boot_part=" \
  90. "part list ${devtype} ${devnum} devplist; " \
  91. "env exists devplist || setenv devplist 1; " \
  92. "for distro_bootpart in ${devplist}; do " \
  93. "if fstype ${devtype} " \
  94. "${devnum}:${distro_bootpart} " \
  95. "bootfstype; then " \
  96. "run scan_dev_for_boot; " \
  97. "fi; " \
  98. "done\0" \
  99. "scan_dev_for_boot=" \
  100. "echo Scanning ${devtype} " \
  101. "${devnum}:${distro_bootpart}...; " \
  102. "for prefix in ${boot_prefixes}; do " \
  103. "run scan_dev_for_scripts; " \
  104. "done;" \
  105. "\0" \
  106. "boot_a_script=" \
  107. "load ${devtype} ${devnum}:${distro_bootpart} " \
  108. "${scriptaddr} ${prefix}${script}; " \
  109. "env exists secureboot && load ${devtype} " \
  110. "${devnum}:${distro_bootpart} " \
  111. "${scripthdraddr} ${prefix}${boot_script_hdr} " \
  112. "&& esbc_validate ${scripthdraddr};" \
  113. "source ${scriptaddr}\0" \
  114. "xspi_bootcmd=echo Trying load from FlexSPI flash ...;" \
  115. "sf probe 0:0 && sf read $load_addr " \
  116. "$kernel_start $kernel_size ; env exists secureboot &&" \
  117. "sf read $kernelheader_addr_r $kernelheader_start " \
  118. "$kernelheader_size && esbc_validate ${kernelheader_addr_r}; "\
  119. " bootm $load_addr#$board\0" \
  120. "xspi_hdploadcmd=echo Trying load HDP firmware from FlexSPI...;" \
  121. "sf probe 0:0 && sf read $load_addr 0x940000 0x30000 " \
  122. "&& hdp load $load_addr 0x2000\0" \
  123. "sd_bootcmd=echo Trying load from SD ...;" \
  124. "mmcinfo; mmc read $load_addr " \
  125. "$kernel_addr_sd $kernel_size_sd && " \
  126. "env exists secureboot && mmc read $kernelheader_addr_r " \
  127. "$kernelhdr_addr_sd $kernelhdr_size_sd " \
  128. " && esbc_validate ${kernelheader_addr_r};" \
  129. "bootm $load_addr#$board\0" \
  130. "sd_hdploadcmd=echo Trying load HDP firmware from SD..;" \
  131. "mmcinfo;mmc read $load_addr 0x4a00 0x200 " \
  132. "&& hdp load $load_addr 0x2000\0" \
  133. "emmc_bootcmd=echo Trying load from EMMC ..;" \
  134. "mmcinfo; mmc dev 1; mmc read $load_addr " \
  135. "$kernel_addr_sd $kernel_size_sd && " \
  136. "env exists secureboot && mmc read $kernelheader_addr_r " \
  137. "$kernelhdr_addr_sd $kernelhdr_size_sd " \
  138. " && esbc_validate ${kernelheader_addr_r};" \
  139. "bootm $load_addr#$board\0" \
  140. "emmc_hdploadcmd=echo Trying load HDP firmware from EMMC..;" \
  141. "mmc dev 1;mmcinfo;mmc read $load_addr 0x4a00 0x200 " \
  142. "&& hdp load $load_addr 0x2000\0"
  143. #undef CONFIG_BOOTCOMMAND
  144. #define XSPI_NOR_BOOTCOMMAND \
  145. "run xspi_hdploadcmd; run distro_bootcmd; run xspi_bootcmd; " \
  146. "env exists secureboot && esbc_halt;;"
  147. #define SD_BOOTCOMMAND \
  148. "run sd_hdploadcmd; run distro_bootcmd;run sd_bootcmd; " \
  149. "env exists secureboot && esbc_halt;"
  150. #define SD2_BOOTCOMMAND \
  151. "run emmc_hdploadcmd; run distro_bootcmd;run emmc_bootcmd; " \
  152. "env exists secureboot && esbc_halt;"
  153. /* Monitor Command Prompt */
  154. #define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
  155. #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
  156. sizeof(CONFIG_SYS_PROMPT) + 16)
  157. #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot args buffer */
  158. #ifndef CONFIG_CMDLINE_EDITING
  159. #define CONFIG_CMDLINE_EDITING 1
  160. #endif
  161. #define CONFIG_SYS_MAXARGS 64 /* max command args */
  162. #define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */
  163. /* MMC */
  164. #ifdef CONFIG_MMC
  165. #define CONFIG_SYS_FSL_MMC_HAS_CAPBLT_VS33
  166. #endif
  167. #define CONFIG_SYS_MMC_ENV_DEV 0
  168. #define OCRAM_NONSECURE_SIZE 0x00010000
  169. #define CONFIG_SYS_FSL_QSPI_BASE 0x20000000
  170. #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
  171. /* I2C bus multiplexer */
  172. #define I2C_MUX_PCA_ADDR_PRI 0x77 /* Primary Mux*/
  173. #define I2C_MUX_CH_DEFAULT 0x8
  174. /* EEPROM */
  175. #define CONFIG_ID_EEPROM
  176. #define CONFIG_SYS_I2C_EEPROM_NXID
  177. #define CONFIG_SYS_EEPROM_BUS_NUM 0
  178. #define CONFIG_SYS_I2C_EEPROM_ADDR 0x57
  179. #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
  180. #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 3
  181. #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 5
  182. #ifdef CONFIG_NXP_ESBC
  183. #include <asm/fsl_secure_boot.h>
  184. #endif
  185. /* Ethernet */
  186. /* smallest ENETC BD ring has 8 entries */
  187. #define CONFIG_SYS_RX_ETH_BUFFER 8
  188. #endif /* __L1028A_COMMON_H */