imx8qxp_mek.h 5.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright 2018 NXP
  4. */
  5. #ifndef __IMX8QXP_MEK_H
  6. #define __IMX8QXP_MEK_H
  7. #include <linux/sizes.h>
  8. #include <asm/arch/imx-regs.h>
  9. #ifdef CONFIG_SPL_BUILD
  10. #define CONFIG_SPL_MAX_SIZE (124 * 1024)
  11. #define CONFIG_SYS_MONITOR_LEN (1024 * 1024)
  12. #define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR
  13. #define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR 0x800
  14. #define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 0
  15. #define CONFIG_SPL_LDSCRIPT "arch/arm/cpu/armv8/u-boot-spl.lds"
  16. #define CONFIG_SPL_STACK 0x013E000
  17. #define CONFIG_SPL_BSS_START_ADDR 0x00128000
  18. #define CONFIG_SPL_BSS_MAX_SIZE 0x1000 /* 4 KB */
  19. #define CONFIG_SYS_SPL_MALLOC_START 0x00120000
  20. #define CONFIG_SYS_SPL_MALLOC_SIZE 0x3000 /* 12 KB */
  21. #define CONFIG_SERIAL_LPUART_BASE 0x5a060000
  22. #define CONFIG_MALLOC_F_ADDR 0x00120000
  23. #define CONFIG_SPL_RAW_IMAGE_ARM_TRUSTED_FIRMWARE
  24. #define CONFIG_SPL_ABORT_ON_RAW_IMAGE
  25. #define CONFIG_OF_EMBED
  26. #endif
  27. #define CONFIG_REMAKE_ELF
  28. #define CONFIG_BOARD_EARLY_INIT_F
  29. /* Flat Device Tree Definitions */
  30. #define CONFIG_OF_BOARD_SETUP
  31. #undef CONFIG_CMD_EXPORTENV
  32. #undef CONFIG_CMD_IMPORTENV
  33. #undef CONFIG_CMD_IMLS
  34. #undef CONFIG_CMD_CRC32
  35. #define CONFIG_SYS_FSL_ESDHC_ADDR 0
  36. #define USDHC1_BASE_ADDR 0x5B010000
  37. #define USDHC2_BASE_ADDR 0x5B020000
  38. #define CONFIG_ENV_OVERWRITE
  39. #define CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
  40. #ifdef CONFIG_AHAB_BOOT
  41. #define AHAB_ENV "sec_boot=yes\0"
  42. #else
  43. #define AHAB_ENV "sec_boot=no\0"
  44. #endif
  45. /* Initial environment variables */
  46. #define CONFIG_EXTRA_ENV_SETTINGS \
  47. AHAB_ENV \
  48. "script=boot.scr\0" \
  49. "image=Image\0" \
  50. "panel=NULL\0" \
  51. "console=ttyLP0,${baudrate} earlycon\0" \
  52. "fdt_addr=0x83000000\0" \
  53. "fdt_high=0xffffffffffffffff\0" \
  54. "boot_fdt=try\0" \
  55. "fdt_file=imx8qxp-mek.dtb\0" \
  56. "initrd_addr=0x83800000\0" \
  57. "initrd_high=0xffffffffffffffff\0" \
  58. "mmcdev="__stringify(CONFIG_SYS_MMC_ENV_DEV)"\0" \
  59. "mmcpart=" __stringify(CONFIG_SYS_MMC_IMG_LOAD_PART) "\0" \
  60. "mmcroot=" CONFIG_MMCROOT " rootwait rw\0" \
  61. "mmcautodetect=yes\0" \
  62. "mmcargs=setenv bootargs console=${console} root=${mmcroot}\0 " \
  63. "loadbootscript=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
  64. "bootscript=echo Running bootscript from mmc ...; " \
  65. "source\0" \
  66. "loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \
  67. "loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \
  68. "loadcntr=fatload mmc ${mmcdev}:${mmcpart} ${cntr_addr} ${cntr_file}\0" \
  69. "auth_os=auth_cntr ${cntr_addr}\0" \
  70. "boot_os=booti ${loadaddr} - ${fdt_addr};\0" \
  71. "mmcboot=echo Booting from mmc ...; " \
  72. "run mmcargs; " \
  73. "if test ${sec_boot} = yes; then " \
  74. "if run auth_os; then " \
  75. "run boot_os; " \
  76. "else " \
  77. "echo ERR: failed to authenticate; " \
  78. "fi; " \
  79. "else " \
  80. "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
  81. "if run loadfdt; then " \
  82. "run boot_os; " \
  83. "else " \
  84. "echo WARN: Cannot load the DT; " \
  85. "fi; " \
  86. "else " \
  87. "echo wait for boot; " \
  88. "fi;" \
  89. "fi;\0" \
  90. "netargs=setenv bootargs console=${console} " \
  91. "root=/dev/nfs " \
  92. "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
  93. "netboot=echo Booting from net ...; " \
  94. "run netargs; " \
  95. "if test ${ip_dyn} = yes; then " \
  96. "setenv get_cmd dhcp; " \
  97. "else " \
  98. "setenv get_cmd tftp; " \
  99. "fi; " \
  100. "if test ${sec_boot} = yes; then " \
  101. "${get_cmd} ${cntr_addr} ${cntr_file}; " \
  102. "if run auth_os; then " \
  103. "run boot_os; " \
  104. "else " \
  105. "echo ERR: failed to authenticate; " \
  106. "fi; " \
  107. "else " \
  108. "${get_cmd} ${loadaddr} ${image}; " \
  109. "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
  110. "if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \
  111. "run boot_os; " \
  112. "else " \
  113. "echo WARN: Cannot load the DT; " \
  114. "fi; " \
  115. "else " \
  116. "booti; " \
  117. "fi;" \
  118. "fi;\0"
  119. #define CONFIG_BOOTCOMMAND \
  120. "mmc dev ${mmcdev}; if mmc rescan; then " \
  121. "if run loadbootscript; then " \
  122. "run bootscript; " \
  123. "else " \
  124. "if test ${sec_boot} = yes; then " \
  125. "if run loadcntr; then " \
  126. "run mmcboot; " \
  127. "else run netboot; " \
  128. "fi; " \
  129. "else " \
  130. "if run loadimage; then " \
  131. "run mmcboot; " \
  132. "else run netboot; " \
  133. "fi; " \
  134. "fi; " \
  135. "fi; " \
  136. "else booti ${loadaddr} - ${fdt_addr}; fi"
  137. /* Link Definitions */
  138. #define CONFIG_LOADADDR 0x80280000
  139. #define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
  140. #define CONFIG_SYS_INIT_SP_ADDR 0x80200000
  141. /* Default environment is in SD */
  142. #define CONFIG_SYS_MMC_ENV_PART 0 /* user area */
  143. #define CONFIG_SYS_MMC_IMG_LOAD_PART 1
  144. /* On LPDDR4 board, USDHC1 is for eMMC, USDHC2 is for SD on CPU board */
  145. #define CONFIG_SYS_MMC_ENV_DEV 1 /* USDHC2 */
  146. #define CONFIG_MMCROOT "/dev/mmcblk1p2" /* USDHC2 */
  147. #define CONFIG_SYS_FSL_USDHC_NUM 2
  148. /* Size of malloc() pool */
  149. #define CONFIG_SYS_MALLOC_LEN ((CONFIG_ENV_SIZE + (32 * 1024)) * 1024)
  150. #define CONFIG_SYS_SDRAM_BASE 0x80000000
  151. #define PHYS_SDRAM_1 0x80000000
  152. #define PHYS_SDRAM_2 0x880000000
  153. #define PHYS_SDRAM_1_SIZE 0x80000000 /* 2 GB */
  154. /* LPDDR4 board total DDR is 3GB */
  155. #define PHYS_SDRAM_2_SIZE 0x40000000 /* 1 GB */
  156. /* Serial */
  157. #define CONFIG_BAUDRATE 115200
  158. /* Generic Timer Definitions */
  159. #define COUNTER_FREQUENCY 8000000 /* 8MHz */
  160. #ifndef CONFIG_DM_PCA953X
  161. #define CONFIG_PCA953X
  162. #define CONFIG_CMD_PCA953X
  163. #define CONFIG_CMD_PCA953X_INFO
  164. #endif
  165. /* Networking */
  166. #define CONFIG_FEC_XCV_TYPE RGMII
  167. #define FEC_QUIRK_ENET_MAC
  168. /* Misc configuration */
  169. #define CONFIG_SYS_CBSIZE 2048
  170. #define CONFIG_SYS_MAXARGS 64
  171. #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
  172. #endif /* __IMX8QXP_MEK_H */