dh_imx6.h 3.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * DHCOM DH-iMX6 PDK board configuration
  4. *
  5. * Copyright (C) 2017 Marek Vasut <marex@denx.de>
  6. */
  7. #ifndef __DH_IMX6_CONFIG_H
  8. #define __DH_IMX6_CONFIG_H
  9. #include <asm/arch/imx-regs.h>
  10. #include "mx6_common.h"
  11. /*
  12. * SPI NOR layout:
  13. * 0x00_0000-0x00_ffff ... U-Boot SPL
  14. * 0x01_0000-0x0f_ffff ... U-Boot
  15. * 0x10_0000-0x10_ffff ... U-Boot env #1
  16. * 0x11_0000-0x11_ffff ... U-Boot env #2
  17. * 0x12_0000-0x1f_ffff ... UNUSED
  18. */
  19. /* SPL */
  20. #include "imx6_spl.h" /* common IMX6 SPL configuration */
  21. #define CONFIG_SPL_TARGET "u-boot-with-spl.imx"
  22. /* Miscellaneous configurable options */
  23. #define CONFIG_CMDLINE_TAG
  24. #define CONFIG_SETUP_MEMORY_TAGS
  25. #define CONFIG_INITRD_TAG
  26. #define CONFIG_REVISION_TAG
  27. #define CONFIG_BZIP2
  28. /* Size of malloc() pool */
  29. #define CONFIG_SYS_MALLOC_LEN (4 * SZ_1M)
  30. /* Bootcounter */
  31. #define CONFIG_SYS_BOOTCOUNT_BE
  32. /* FEC ethernet */
  33. #define IMX_FEC_BASE ENET_BASE_ADDR
  34. #define CONFIG_FEC_XCV_TYPE RMII
  35. #define CONFIG_ETHPRIME "FEC"
  36. #define CONFIG_FEC_MXC_PHYADDR 0
  37. #define CONFIG_ARP_TIMEOUT 200UL
  38. /* MMC Configs */
  39. #define CONFIG_SYS_FSL_ESDHC_ADDR 0
  40. #define CONFIG_SYS_FSL_USDHC_NUM 3
  41. #define CONFIG_SYS_MMC_ENV_DEV 2 /* 1 = SDHC3, 2 = SDHC4 (eMMC) */
  42. /* SATA Configs */
  43. #define CONFIG_LBA48
  44. /* SPI Flash Configs */
  45. #if defined(CONFIG_SPL_BUILD)
  46. #undef CONFIG_DM_SPI
  47. #undef CONFIG_DM_SPI_FLASH
  48. #endif
  49. /* UART */
  50. #define CONFIG_MXC_UART
  51. #define CONFIG_MXC_UART_BASE UART1_BASE
  52. #define CONFIG_BAUDRATE 115200
  53. /* USB Configs */
  54. #ifdef CONFIG_CMD_USB
  55. #define CONFIG_EHCI_HCD_INIT_AFTER_RESET
  56. #define CONFIG_USB_HOST_ETHER
  57. #define CONFIG_USB_ETHER_ASIX
  58. #define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
  59. #define CONFIG_MXC_USB_FLAGS 0
  60. #define CONFIG_USB_MAX_CONTROLLER_COUNT 2 /* Enabled USB controller number */
  61. /* USB Gadget (DFU, UMS) */
  62. #if defined(CONFIG_CMD_DFU) || defined(CONFIG_CMD_USB_MASS_STORAGE)
  63. #define CONFIG_SYS_DFU_DATA_BUF_SIZE (16 * 1024 * 1024)
  64. #define DFU_DEFAULT_POLL_TIMEOUT 300
  65. /* USB IDs */
  66. #define CONFIG_G_DNL_UMS_VENDOR_NUM 0x0525
  67. #define CONFIG_G_DNL_UMS_PRODUCT_NUM 0xA4A5
  68. #endif
  69. #endif
  70. /* Watchdog */
  71. /* allow to overwrite serial and ethaddr */
  72. #define CONFIG_ENV_OVERWRITE
  73. #define CONFIG_LOADADDR 0x12000000
  74. #define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
  75. #ifndef CONFIG_SPL_BUILD
  76. #define CONFIG_EXTRA_ENV_SETTINGS \
  77. "console=ttymxc0,115200\0" \
  78. "fdt_addr=0x18000000\0" \
  79. "fdt_high=0xffffffff\0" \
  80. "initrd_high=0xffffffff\0" \
  81. "kernel_addr_r=0x10008000\0" \
  82. "fdt_addr_r=0x13000000\0" \
  83. "ramdisk_addr_r=0x18000000\0" \
  84. "scriptaddr=0x14000000\0" \
  85. "fdtfile=imx6q-dhcom-pdk2.dtb\0"\
  86. BOOTENV
  87. #define CONFIG_BOOTCOMMAND "run distro_bootcmd"
  88. #define BOOT_TARGET_DEVICES(func) \
  89. func(MMC, mmc, 0) \
  90. func(MMC, mmc, 2) \
  91. func(USB, usb, 1) \
  92. func(SATA, sata, 0) \
  93. func(DHCP, dhcp, na)
  94. #include <config_distro_bootcmd.h>
  95. #endif
  96. /* Physical Memory Map */
  97. #define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
  98. #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
  99. #define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
  100. #define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
  101. #define CONFIG_SYS_INIT_SP_OFFSET \
  102. (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
  103. #define CONFIG_SYS_INIT_SP_ADDR \
  104. (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
  105. #define CONFIG_SYS_MEMTEST_START 0x10000000
  106. #define CONFIG_SYS_MEMTEST_END 0x20000000
  107. #define CONFIG_SYS_MEMTEST_SCRATCH 0x10800000
  108. /* Environment */
  109. #endif /* __DH_IMX6_CONFIG_H */