devkit8000.h 5.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * (C) Copyright 2006-2008
  4. * Texas Instruments.
  5. * Richard Woodruff <r-woodruff2@ti.com>
  6. * Syed Mohammed Khasim <x0khasim@ti.com>
  7. *
  8. * (C) Copyright 2009
  9. * Frederik Kriewitz <frederik@kriewitz.eu>
  10. *
  11. * Configuration settings for the DevKit8000 board.
  12. */
  13. #ifndef __CONFIG_H
  14. #define __CONFIG_H
  15. /* High Level Configuration Options */
  16. #define CONFIG_MACH_TYPE MACH_TYPE_DEVKIT8000
  17. /*
  18. * 1MB into the SDRAM to allow for SPL's bss at the beginning of SDRAM
  19. * 64 bytes before this address should be set aside for u-boot.img's
  20. * header. That is 0x800FFFC0--0x80100000 should not be used for any
  21. * other needs.
  22. */
  23. #define CONFIG_SPL_BSS_START_ADDR 0x80000500 /* leave space for bootargs*/
  24. #define CONFIG_SPL_BSS_MAX_SIZE 0x80000
  25. #define CONFIG_SYS_SPL_MALLOC_START 0x80208000
  26. #define CONFIG_SYS_SPL_MALLOC_SIZE 0x100000 /* 1 MB */
  27. /* Physical Memory Map */
  28. #include <configs/ti_omap3_common.h>
  29. #define CONFIG_REVISION_TAG 1
  30. /* Size of malloc() pool */
  31. #undef CONFIG_SYS_MALLOC_LEN
  32. #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (128 << 10))
  33. /* Hardware drivers */
  34. /* DM9000 */
  35. #define CONFIG_NET_RETRY_COUNT 20
  36. #define CONFIG_DRIVER_DM9000 1
  37. #define CONFIG_DM9000_BASE 0x2c000000
  38. #define DM9000_IO CONFIG_DM9000_BASE
  39. #define DM9000_DATA (CONFIG_DM9000_BASE + 0x400)
  40. #define CONFIG_DM9000_USE_16BIT 1
  41. #define CONFIG_DM9000_NO_SROM 1
  42. #undef CONFIG_DM9000_DEBUG
  43. /* TWL4030 */
  44. /* Board NAND Info */
  45. #define CONFIG_JFFS2_NAND
  46. /* nand device jffs2 lives on */
  47. #define CONFIG_JFFS2_DEV "nand0"
  48. /* start of jffs2 partition */
  49. #define CONFIG_JFFS2_PART_OFFSET 0x680000
  50. #define CONFIG_JFFS2_PART_SIZE 0xf980000 /* size of jffs2 */
  51. /* partition */
  52. /* BOOTP/DHCP options */
  53. #define CONFIG_BOOTP_NISDOMAIN
  54. #define CONFIG_BOOTP_BOOTFILESIZE
  55. #define CONFIG_BOOTP_DNS2
  56. #define CONFIG_BOOTP_SEND_HOSTNAME
  57. #define CONFIG_BOOTP_TIMEOFFSET
  58. #undef CONFIG_BOOTP_VENDOREX
  59. /* Environment information */
  60. #define CONFIG_EXTRA_ENV_SETTINGS \
  61. "loadaddr=0x82000000\0" \
  62. "console=ttyO2,115200n8\0" \
  63. "mmcdev=0\0" \
  64. "vram=12M\0" \
  65. "dvimode=1024x768MR-16@60\0" \
  66. "defaultdisplay=dvi\0" \
  67. "nfsopts=hard,tcp,rsize=65536,wsize=65536\0" \
  68. "kernelopts=rw\0" \
  69. "commonargs=" \
  70. "setenv bootargs console=${console} " \
  71. "vram=${vram} " \
  72. "omapfb.mode=dvi:${dvimode} " \
  73. "omapdss.def_disp=${defaultdisplay}\0" \
  74. "mmcargs=" \
  75. "run commonargs; " \
  76. "setenv bootargs ${bootargs} " \
  77. "root=/dev/mmcblk0p2 " \
  78. "rootwait " \
  79. "${kernelopts}\0" \
  80. "nandargs=" \
  81. "run commonargs; " \
  82. "setenv bootargs ${bootargs} " \
  83. "omapfb.mode=dvi:${dvimode} " \
  84. "omapdss.def_disp=${defaultdisplay} " \
  85. "root=/dev/mtdblock4 " \
  86. "rootfstype=jffs2 " \
  87. "${kernelopts}\0" \
  88. "netargs=" \
  89. "run commonargs; " \
  90. "setenv bootargs ${bootargs} " \
  91. "root=/dev/nfs " \
  92. "nfsroot=${serverip}:${rootpath},${nfsopts} " \
  93. "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}::off " \
  94. "${kernelopts} " \
  95. "dnsip1=${dnsip} " \
  96. "dnsip2=${dnsip2}\0" \
  97. "loadbootscript=fatload mmc ${mmcdev} ${loadaddr} boot.scr\0" \
  98. "bootscript=echo Running bootscript from mmc ...; " \
  99. "source ${loadaddr}\0" \
  100. "loaduimage=fatload mmc ${mmcdev} ${loadaddr} uImage\0" \
  101. "eraseenv=nand unlock 0x260000 0x20000; nand erase 0x260000 0x20000\0" \
  102. "mmcboot=echo Booting from mmc ...; " \
  103. "run mmcargs; " \
  104. "bootm ${loadaddr}\0" \
  105. "nandboot=echo Booting from nand ...; " \
  106. "run nandargs; " \
  107. "nand read ${loadaddr} 280000 400000; " \
  108. "bootm ${loadaddr}\0" \
  109. "netboot=echo Booting from network ...; " \
  110. "dhcp ${loadaddr}; " \
  111. "run netargs; " \
  112. "bootm ${loadaddr}\0" \
  113. "autoboot=mmc dev ${mmcdev}; if mmc rescan; then " \
  114. "if run loadbootscript; then " \
  115. "run bootscript; " \
  116. "else " \
  117. "if run loaduimage; then " \
  118. "run mmcboot; " \
  119. "else run nandboot; " \
  120. "fi; " \
  121. "fi; " \
  122. "else run nandboot; fi\0"
  123. #define CONFIG_BOOTCOMMAND "run autoboot"
  124. /* Boot Argument Buffer Size */
  125. #define CONFIG_SYS_MEMTEST_START (OMAP34XX_SDRC_CS0 + 0x07000000)
  126. #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + \
  127. 0x01000000) /* 16MB */
  128. /* SRAM config */
  129. #define CONFIG_SYS_SRAM_START 0x40200000
  130. #define CONFIG_SYS_SRAM_SIZE 0x10000
  131. /* Defines for SPL */
  132. /* NAND boot config */
  133. #define CONFIG_SYS_NAND_5_ADDR_CYCLE
  134. #define CONFIG_SYS_NAND_PAGE_COUNT 64
  135. #define CONFIG_SYS_NAND_PAGE_SIZE 2048
  136. #define CONFIG_SYS_NAND_OOBSIZE 64
  137. #define CONFIG_SYS_NAND_BLOCK_SIZE (128*1024)
  138. #define CONFIG_SYS_NAND_BAD_BLOCK_POS 0
  139. #define CONFIG_SYS_NAND_ECCPOS {2, 3, 4, 5, 6, 7, 8, 9,\
  140. 10, 11, 12, 13}
  141. #define CONFIG_SYS_NAND_ECCSIZE 512
  142. #define CONFIG_SYS_NAND_ECCBYTES 3
  143. #define CONFIG_NAND_OMAP_ECCSCHEME OMAP_ECC_HAM1_CODE_HW
  144. #define CONFIG_SYS_NAND_U_BOOT_OFFS 0x80000
  145. #define CONFIG_SYS_NAND_U_BOOT_SIZE 0x200000
  146. /* SPL OS boot options */
  147. #define CONFIG_SYS_NAND_SPL_KERNEL_OFFS 0x280000
  148. #undef CONFIG_SYS_MMCSD_RAW_MODE_KERNEL_SECTOR
  149. #undef CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTOR
  150. #undef CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTORS
  151. #define CONFIG_SYS_MMCSD_RAW_MODE_KERNEL_SECTOR 0x500 /* address 0xa0000 */
  152. #define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTOR 0x8 /* address 0x1000 */
  153. #define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTORS 8 /* 4KB */
  154. #undef CONFIG_SYS_SPL_ARGS_ADDR
  155. #define CONFIG_SYS_SPL_ARGS_ADDR (PHYS_SDRAM_1 + 0x100)
  156. #endif /* __CONFIG_H */