anole-c860.h 10 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269
  1. /*
  2. * Copyright (C) 2017-2020 Alibaba Group Holding Limited
  3. *
  4. * SPDX-License-Identifier: GPL-2.0+
  5. */
  6. #ifndef __CONFIG_H
  7. #define __CONFIG_H
  8. #include <linux/sizes.h>
  9. // #define DEBUG
  10. #define SSEG0_BASEADDRESS 0x0
  11. #define SSEG1_BASEADDRESS 0xe0000000
  12. #define CONFIG_NR_DRAM_BANKS 1
  13. #define CONFIG_BOARD_EARLY_INIT_R
  14. #define CONFIG_BOARD_EARLY_INIT_F
  15. #define CONFIG_SYS_HZ 1000
  16. /*
  17. * LSP : Timer UART
  18. * HSP : SPI0 EMMC
  19. */
  20. #ifdef CONFIG_IS_ASIC
  21. #define CPU_DEFAULT_FREQ 1000000000
  22. #define HSP_DEFAULT_FREQ 250000000
  23. #define LSP_DEFAULT_FREQ 62500000
  24. #define DWMMC_MAX_FREQ 25000000
  25. #else
  26. #define CPU_DEFAULT_FREQ 50000000
  27. #define HSP_DEFAULT_FREQ 50000000
  28. #define LSP_DEFAULT_FREQ 50000000
  29. #endif
  30. #define LSP_CLOCK (LSP_DEFAULT_FREQ / 1000000)
  31. #define CONFIG_SYS_CLK_FREQ CPU_DEFAULT_FREQ
  32. /* Physical Memory Map */
  33. #define PHYS_SRAM_1 0xfe400000
  34. #define PHYS_SDRAM_1 0x0
  35. #define PHYS_SDRAM_1_SIZE 0x18000000 /* 384M */
  36. #define CONFIG_SYS_TEXT_BASE 0x17800000
  37. #define CONFIG_SYS_LOAD_ADDR 0x80000000
  38. #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_TEXT_BASE + 0x80000 - 0x8)
  39. #define CONFIG_SYS_MALLOC_LEN SZ_4M
  40. #define CONFIG_SYS_BOOTM_LEN SZ_64M
  41. #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
  42. #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
  43. #define CONFIG_SPL_STACK (PHYS_SRAM_1 + 0x100000 - 0x8)
  44. #define CONFIG_SPL_MAX_FOOTPRINT 0x4000
  45. #ifdef CONFIG_SPL_BUILD
  46. #define INTC_BASEADDRESS 0xfe3f0000
  47. #define TIMER_BASEADDRESS 0xfff70000
  48. #define ERAGON_MMC0_BASE 0xfffb0000
  49. #else
  50. #define INTC_BASEADDRESS 0xbe3f0000
  51. #define TIMER_BASEADDRESS 0xbff70000
  52. #define ERAGON_MMC0_BASE 0xbffb0000
  53. #endif
  54. #define UBOOT_INTERNAL_VERSION "0.7"
  55. #define CONFIG_BOARD_PRINTF_SUPPORT
  56. #define CONFIG_BOARD_CONSOLE_SUPPORT
  57. #define CONFIG_BOARD_MMC_SUPPORT
  58. #define CONFIG_BOARD_SPIFLASH_SUPPORT
  59. #define CONFIG_SUPPORT_EMMC_BOOT
  60. #define HAVE_BLOCK_DEVICE
  61. #define TIMER_ID 0
  62. #define TIME_IRQ 4
  63. #define CONFIG_BAUDRATE 115200
  64. #define TIMEOUT_COUNT_TIMER TIMER0
  65. #define TIMEOUT_VALUE 500
  66. #define CONFIG_SYS_CBSIZE 256 /* This is Console Buffer size */
  67. #define CONFIG_SYS_MAXARGS 16
  68. #define DDRINIT_CLOCK_FREQ_MT 2133
  69. /* NAND configuration */
  70. #ifdef CONFIG_CMD_NAND
  71. #define CONFIG_NAND_ERAGON 1
  72. #define CONFIG_SYS_ERAGON_NAND_HWECC
  73. #define CONFIG_SYS_MAX_NAND_DEVICE 1
  74. #define CONFIG_SYS_NAND_BASE 0x4e000000
  75. #endif
  76. /* Network Configuration */
  77. #define CONFIG_DW_ALTDESCRIPTOR
  78. #define CONFIG_RGMII 1
  79. #define CONFIG_PHY_MARVELL 1
  80. #define CONFIG_PHY_REALTEK 1
  81. #define CONFIG_NET_RETRY_COUNT 20
  82. #define PHYS_FLASH_1 0x00000000 /* Flash Bank #0 */
  83. #define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1
  84. #define CONFIG_SYS_MAX_FLASH_BANKS 1
  85. #define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + 0x070000)
  86. #define CONFIG_SYS_MMC_ENV_DEV 0
  87. /* Image address in Flash */
  88. #define FLASH_SPL_READ_ADDR 0x0
  89. #define FLASH_SPL_SIZE 0x20000 /* 128K */
  90. #define FLASH_FDT_READ_ADDR 0x30000 /* 192K */
  91. #define FLASH_FDT_SIZE 0x10000
  92. #define FLASH_UBOOT_READ_ADDR 0x40000 /* 256K */
  93. #define FLASH_UBOOT_SIZE 0x80000
  94. #ifdef CONFIG_IS_ASIC
  95. #define TFTP_LOAD_DTB "tftpboot ${dtb_load_addr_virt} c860/anole_evb.dtb ; "
  96. #define TFTP_LOAD_SLAVE_DTB "tftpboot ${dtb_load_addr_virt} c810/anole_evb_ck810.dtb ; "
  97. #else
  98. #define TFTP_LOAD_DTB "tftpboot ${dtb_load_addr_virt} c860/anole.dtb ; "
  99. #define TFTP_LOAD_SLAVE_DTB "tftpboot ${dtb_load_addr_virt} c810/anole_ck810.dtb ; "
  100. #endif
  101. #define CONFIG_EXTRA_ENV_SETTINGS \
  102. "fdt_start_sector=0x180\0" /* fdt start sector = FLASH_FDT_READ_ADDR / 0x200 */ \
  103. "uboot_start_sector=0x200\0" /* uboot start sector = CONFIG_FLASH_UBOOT_READ_ADDR / 0x200 */ \
  104. "dtb_start_sector=0x1000\0" /* dtb start sector -> 2MB */ \
  105. "dtb_size_sector=0x1000\0" /* dtb size in sector -> 2MB */ \
  106. "linux_start_sector=0x2000\0" /* linux start sector -> 4MB */ \
  107. "linux_size_sector=0x1e000\0" /* linux size in sector -> 60MB */ \
  108. "ramdisk_start_sector=0x20000\0" \
  109. "ramdisk_size_sector=0x32000\0" /* linux size in sector -> 100MB */ \
  110. "slave_spl_start_sector=0x800\0" /* uboot spl slave start sector */ \
  111. "slave_fdt_start_sector=0x980\0" /* slave fdt start sector */ \
  112. "slave_uboot_start_sector=0xa00\0" /* slave uboot start sector */ \
  113. "slave_dtb_start_sector=0x21000\0" \
  114. "slave_dtb_size_sector=0x1000\0" \
  115. "slave_linux_start_sector=0x22000\0" \
  116. "slave_linux_size_sector=0xa000\0" \
  117. "sram_addr_virt=0xbe400000\0" /* PHYS_SRAM_1 */ \
  118. "slave_spl_load_addr_virt=0x8e000000\0" \
  119. "slave_spl_load_addr_phys=0x0e000000\0" \
  120. "slave_fdt_load_addr_phys=0x577f0000\0" \
  121. "slave_uboot_load_addr_phys=0x57800000\0" \
  122. "dtb_load_addr_virt=0x8f000000\0" \
  123. "dtb_load_addr_phys=0x0f000000\0" \
  124. "linux_load_addr_virt=0x90000000\0" \
  125. "linux_load_addr_phys=0x10000000\0" \
  126. "ramdisk_load_addr_virt=0x80000000\0" \
  127. "ramdisk_load_addr_phys=0x00000000\0" \
  128. "slave_dtb_load_addr_phys=0x4f000000\0" \
  129. "slave_linux_load_addr_phys=0x50000000\0" \
  130. "update_spl=" \
  131. "tftpboot ${dtb_load_addr_virt} c860/mboot.fimg ; " \
  132. "setexpr fw_sz ${filesize} / 0x200 ; " \
  133. "setexpr fw_sz ${fw_sz} + 1 ; " \
  134. "mmc dev 0 1 ; " /* uboot -> eMMC BOOT PARTITION #2 */ \
  135. "mmc write ${dtb_load_addr_phys} 0 ${fw_sz} ; " \
  136. "mmc dev 0 0 ; " /* restore to USER PARTITION */ \
  137. "\0" \
  138. "update_fdt=" \
  139. "tftpboot ${dtb_load_addr_virt} c860/dt.dtb ; " \
  140. "setexpr fw_sz ${filesize} / 0x200 ; " \
  141. "setexpr fw_sz ${fw_sz} + 1 ; " \
  142. "mmc dev 0 1 ; " /* uboot -> eMMC BOOT PARTITION #1 */ \
  143. "mmc write ${dtb_load_addr_phys} ${fdt_start_sector} ${fw_sz} ; " \
  144. "mmc dev 0 0 ; " /* restore to USER PARTITION */ \
  145. "\0" \
  146. "update_uboot=" \
  147. "tftpboot ${dtb_load_addr_virt} c860/u-boot.bin ; " \
  148. "setexpr fw_sz ${filesize} / 0x200 ; " \
  149. "setexpr fw_sz ${fw_sz} + 1 ; " \
  150. "mmc dev 0 1 ; " /* uboot -> eMMC BOOT PARTITION #1 */ \
  151. "mmc write ${dtb_load_addr_phys} ${uboot_start_sector} ${fw_sz} ; " \
  152. "mmc dev 0 0 ; " /* restore to USER PARTITION */ \
  153. "\0" \
  154. "update_uboot_all=" \
  155. "run update_spl;run update_fdt;run update_uboot" \
  156. "\0" \
  157. "update_dtb=" \
  158. TFTP_LOAD_DTB \
  159. "setexpr fw_sz ${filesize} / 0x200 ; " \
  160. "setexpr fw_sz ${fw_sz} + 1 ; " \
  161. "mmc write ${dtb_load_addr_phys} ${dtb_start_sector} ${fw_sz} ; " \
  162. "setenv dtb_size_sector ${fw_sz} ; " \
  163. "saveenv ; " \
  164. "\0" \
  165. "update_ramdisk=" \
  166. "tftpboot ${ramdisk_load_addr_virt} c860/rootfs.ext2 ; " \
  167. "setexpr fw_sz ${filesize} / 0x200 ; " \
  168. "setexpr fw_sz ${fw_sz} + 1 ; " \
  169. "mmc write ${ramdisk_load_addr_phys} ${ramdisk_start_sector} ${fw_sz} ; " \
  170. "setenv ramdisk_size_sector ${fw_sz} ; " \
  171. "saveenv ; " \
  172. "\0" \
  173. "update_linux=" \
  174. "tftpboot ${linux_load_addr_virt} c860/uImage ; " \
  175. "setexpr fw_sz ${filesize} / 0x200 ; " \
  176. "setexpr fw_sz ${fw_sz} + 1 ; " \
  177. "mmc write ${linux_load_addr_phys} ${linux_start_sector} ${fw_sz} ; " \
  178. "setenv linux_size_sector ${fw_sz} ; " \
  179. "saveenv ; " \
  180. "\0" \
  181. "update_linux_all=" \
  182. "run update_dtb;run update_linux;run update_ramdisk" \
  183. "\0" \
  184. "update_slave_spl=" \
  185. "tftpboot ${dtb_load_addr_virt} c810/u-boot-spl.bin ; " \
  186. "setexpr fw_sz ${filesize} / 0x200 ; " \
  187. "setexpr fw_sz ${fw_sz} + 1 ; " \
  188. "mmc dev 0 1 ; " /* uboot -> eMMC BOOT PARTITION #1 */ \
  189. "mmc write ${dtb_load_addr_phys} ${slave_spl_start_sector} ${fw_sz} ; " \
  190. "mmc dev 0 0 ; " /* restore to USER PARTITION */ \
  191. "\0" \
  192. "update_slave_fdt=" \
  193. "tftpboot ${dtb_load_addr_virt} c810/dt.dtb ; " \
  194. "setexpr fw_sz ${filesize} / 0x200 ; " \
  195. "setexpr fw_sz ${fw_sz} + 1 ; " \
  196. "mmc dev 0 1 ; " /* uboot -> eMMC BOOT PARTITION #1 */ \
  197. "mmc write ${dtb_load_addr_phys} ${slave_fdt_start_sector} ${fw_sz} ; " \
  198. "mmc dev 0 0 ; " /* restore to USER PARTITION */ \
  199. "\0" \
  200. "update_slave_uboot=" \
  201. "tftpboot ${dtb_load_addr_virt} c810/u-boot.bin ; " \
  202. "setexpr fw_sz ${filesize} / 0x200 ; " \
  203. "setexpr fw_sz ${fw_sz} + 1 ; " \
  204. "mmc dev 0 1 ; " /* uboot -> eMMC BOOT PARTITION #1 */ \
  205. "mmc write ${dtb_load_addr_phys} ${slave_uboot_start_sector} ${fw_sz} ; " \
  206. "mmc dev 0 0 ; " /* restore to USER PARTITION */ \
  207. "\0" \
  208. "update_slave_uboot_all=" \
  209. "run update_slave_spl;run update_slave_fdt;run update_slave_uboot" \
  210. "\0" \
  211. "update_slave_dtb=" \
  212. TFTP_LOAD_SLAVE_DTB \
  213. "setexpr fw_sz ${filesize} / 0x200 ; " \
  214. "setexpr fw_sz ${fw_sz} + 1 ; " \
  215. "mmc write ${dtb_load_addr_phys} ${slave_dtb_start_sector} ${fw_sz} ; " \
  216. "\0" \
  217. "update_slave_linux=" \
  218. "tftpboot ${linux_load_addr_virt} c810/uImage ; " \
  219. "setexpr fw_sz ${filesize} / 0x200 ; " \
  220. "setexpr fw_sz ${fw_sz} + 1 ; " \
  221. "mmc write ${linux_load_addr_phys} ${slave_linux_start_sector} ${fw_sz} ; " \
  222. "\0" \
  223. "update_slave_linux_all=" \
  224. "run update_slave_dtb;run update_slave_linux" \
  225. "\0" \
  226. "boot_slave=" \
  227. "mmc dev 0 1 ; " /* uboot -> eMMC BOOT PARTITION #1 */ \
  228. "mmc read ${slave_spl_load_addr_phys} ${slave_spl_start_sector} 0x40;" \
  229. "mmc read ${slave_fdt_load_addr_phys} ${slave_fdt_start_sector} 0x80;" \
  230. "mmc read ${slave_uboot_load_addr_phys} ${slave_uboot_start_sector} 0x400;" \
  231. "mmc dev 0 0 ; " /* restore to USER PARTITION */ \
  232. "mmc read ${slave_dtb_load_addr_phys} ${slave_dtb_start_sector} ${slave_dtb_size_sector} ; " \
  233. "mmc read ${slave_linux_load_addr_phys} ${slave_linux_start_sector} ${slave_linux_size_sector} ; " \
  234. "cp ${slave_spl_load_addr_virt} ${sram_addr_virt} 0x8000;" \
  235. "bootslave ${sram_addr_virt}; " \
  236. "\0"
  237. #undef CONFIG_BOOTCOMMAND
  238. #define CONFIG_BOOTCOMMAND \
  239. "mmc read ${dtb_load_addr_phys} ${dtb_start_sector} ${dtb_size_sector} ; " \
  240. "mmc read ${linux_load_addr_phys} ${linux_start_sector} ${linux_size_sector} ; " \
  241. "bootm ${linux_load_addr_virt}"
  242. #endif /* __CONFIG_H */