amcore.h 3.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Sysam AMCORE board configuration
  4. *
  5. * (C) Copyright 2016 Angelo Dureghello <angelo@sysam.it>
  6. */
  7. #ifndef __AMCORE_CONFIG_H
  8. #define __AMCORE_CONFIG_H
  9. #define CONFIG_HOSTNAME "AMCORE"
  10. #define CONFIG_MCFTMR
  11. #define CONFIG_MCFUART
  12. #define CONFIG_SYS_UART_PORT 0
  13. #define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
  14. #define CONFIG_BOOTCOMMAND "bootm ffc20000"
  15. #define CONFIG_EXTRA_ENV_SETTINGS \
  16. "upgrade_uboot=loady; " \
  17. "protect off 0xffc00000 0xffc1ffff; " \
  18. "erase 0xffc00000 0xffc1ffff; " \
  19. "cp.b 0x20000 0xffc00000 ${filesize}\0" \
  20. "upgrade_kernel=loady; " \
  21. "erase 0xffc20000 0xffefffff; " \
  22. "cp.b 0x20000 0xffc20000 ${filesize}\0" \
  23. "upgrade_jffs2=loady; " \
  24. "erase 0xfff00000 0xffffffff; " \
  25. "cp.b 0x20000 0xfff00000 ${filesize}\0"
  26. /* undef to save memory */
  27. #define CONFIG_SYS_LOAD_ADDR 0x20000 /* default load address */
  28. #define CONFIG_SYS_MEMTEST_START 0x0
  29. #define CONFIG_SYS_MEMTEST_END 0x1000000
  30. #define CONFIG_SYS_HZ 1000
  31. #define CONFIG_SYS_CLK 45000000
  32. #define CONFIG_SYS_CPU_CLK (CONFIG_SYS_CLK * 2)
  33. /* Register Base Addrs */
  34. #define CONFIG_SYS_MBAR 0x10000000
  35. /* Definitions for initial stack pointer and data area (in DPRAM) */
  36. #define CONFIG_SYS_INIT_RAM_ADDR 0x20000000
  37. /* size of internal SRAM */
  38. #define CONFIG_SYS_INIT_RAM_SIZE 0x1000
  39. #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - \
  40. GENERATED_GBL_DATA_SIZE)
  41. #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
  42. #define CONFIG_SYS_SDRAM_BASE 0x00000000
  43. #define CONFIG_SYS_SDRAM_SIZE 0x1000000
  44. #define CONFIG_SYS_FLASH_BASE 0xffc00000
  45. #define CONFIG_SYS_MAX_FLASH_BANKS 1
  46. #define CONFIG_SYS_MAX_FLASH_SECT 1024
  47. #define CONFIG_SYS_FLASH_ERASE_TOUT 1000
  48. /* amcore design has flash data bytes wired swapped */
  49. #define CONFIG_SYS_WRITE_SWAPPED_DATA
  50. /* reserve 128-4KB */
  51. #define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE + 0x400)
  52. #define CONFIG_SYS_MONITOR_LEN ((128 - 4) * 1024)
  53. #define CONFIG_SYS_MALLOC_LEN (1 * 1024 * 1024)
  54. #define CONFIG_SYS_BOOTPARAMS_LEN (64 * 1024)
  55. #define LDS_BOARD_TEXT \
  56. . = DEFINED(env_offset) ? env_offset : .; \
  57. env/embedded.o(.text*);
  58. /* memory map space for linux boot data */
  59. #define CONFIG_SYS_BOOTMAPSZ (8 << 20)
  60. /*
  61. * Cache Configuration
  62. *
  63. * Special 8K version 3 core cache.
  64. * This is a single unified instruction/data cache.
  65. * sdram - single region - no masks
  66. */
  67. #define CONFIG_SYS_CACHELINE_SIZE 16
  68. #define ICACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \
  69. CONFIG_SYS_INIT_RAM_SIZE - 8)
  70. #define DCACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \
  71. CONFIG_SYS_INIT_RAM_SIZE - 4)
  72. #define CONFIG_SYS_ICACHE_INV (CF_CACR_CINVA)
  73. #define CONFIG_SYS_CACHE_ACR0 (CF_ACR_CM_WT | CF_ACR_SM_ALL | \
  74. CF_ACR_EN)
  75. #define CONFIG_SYS_CACHE_ICACR (CF_CACR_DCM_P | CF_CACR_ESB | \
  76. CF_CACR_EC)
  77. /* CS0 - AMD Flash, address 0xffc00000 */
  78. #define CONFIG_SYS_CS0_BASE (CONFIG_SYS_FLASH_BASE>>16)
  79. /* 4MB, AA=0,V=1 C/I BIT for errata */
  80. #define CONFIG_SYS_CS0_MASK 0x003f0001
  81. /* WS=10, AA=1, PS=16bit (10) */
  82. #define CONFIG_SYS_CS0_CTRL 0x1980
  83. /* CS1 - DM9000 Ethernet Controller, address 0x30000000 */
  84. #define CONFIG_SYS_CS1_BASE 0x3000
  85. #define CONFIG_SYS_CS1_MASK 0x00070001
  86. #define CONFIG_SYS_CS1_CTRL 0x0100
  87. #endif /* __AMCORE_CONFIG_H */