UCP1020.h 29 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright 2013-2019 Arcturus Networks, Inc.
  4. * https://www.arcturusnetworks.com/products/ucp1020/
  5. * based on include/configs/p1_p2_rdb_pc.h
  6. * original copyright follows:
  7. * Copyright 2009-2011 Freescale Semiconductor, Inc.
  8. */
  9. /*
  10. * QorIQ uCP1020-xx boards configuration file
  11. */
  12. #ifndef __CONFIG_H
  13. #define __CONFIG_H
  14. /*** Arcturus FirmWare Environment */
  15. #define MAX_SERIAL_SIZE 15
  16. #define MAX_HWADDR_SIZE 17
  17. #define MAX_FWENV_ADDR 4
  18. #define FWENV_MMC 1
  19. #define FWENV_SPI_FLASH 2
  20. #define FWENV_NOR_FLASH 3
  21. /*
  22. #define FWENV_TYPE FWENV_MMC
  23. #define FWENV_TYPE FWENV_SPI_FLASH
  24. */
  25. #define FWENV_TYPE FWENV_NOR_FLASH
  26. #if (FWENV_TYPE == FWENV_MMC)
  27. #ifndef CONFIG_SYS_MMC_ENV_DEV
  28. #define CONFIG_SYS_MMC_ENV_DEV 1
  29. #endif
  30. #define FWENV_ADDR1 -1
  31. #define FWENV_ADDR2 -1
  32. #define FWENV_ADDR3 -1
  33. #define FWENV_ADDR4 -1
  34. #define EMPY_CHAR 0
  35. #endif
  36. #if (FWENV_TYPE == FWENV_SPI_FLASH)
  37. #ifndef CONFIG_SF_DEFAULT_SPEED
  38. #define CONFIG_SF_DEFAULT_SPEED 1000000
  39. #endif
  40. #ifndef CONFIG_SF_DEFAULT_MODE
  41. #define CONFIG_SF_DEFAULT_MODE SPI_MODE0
  42. #endif
  43. #ifndef CONFIG_SF_DEFAULT_CS
  44. #define CONFIG_SF_DEFAULT_CS 0
  45. #endif
  46. #ifndef CONFIG_SF_DEFAULT_BUS
  47. #define CONFIG_SF_DEFAULT_BUS 0
  48. #endif
  49. #define FWENV_ADDR1 (0x200 - sizeof(smac))
  50. #define FWENV_ADDR2 (0x400 - sizeof(smac))
  51. #define FWENV_ADDR3 (CONFIG_ENV_SECT_SIZE + 0x200 - sizeof(smac))
  52. #define FWENV_ADDR4 (CONFIG_ENV_SECT_SIZE + 0x400 - sizeof(smac))
  53. #define EMPY_CHAR 0xff
  54. #endif
  55. #if (FWENV_TYPE == FWENV_NOR_FLASH)
  56. #define FWENV_ADDR1 0xEC080000
  57. #define FWENV_ADDR2 -1
  58. #define FWENV_ADDR3 -1
  59. #define FWENV_ADDR4 -1
  60. #define EMPY_CHAR 0xff
  61. #endif
  62. /***********************************/
  63. #define CONFIG_PCIE1 /* PCIE controller 1 (slot 1) */
  64. #define CONFIG_PCIE2 /* PCIE controller 2 (slot 2) */
  65. #define CONFIG_FSL_PCI_INIT /* Use common FSL init code */
  66. #define CONFIG_PCI_INDIRECT_BRIDGE /* indirect PCI bridge support */
  67. #define CONFIG_SYS_PCI_64BIT /* enable 64-bit PCI resources */
  68. #if defined(CONFIG_TARTGET_UCP1020T1)
  69. #define CONFIG_UCP1020_REV_1_3
  70. #define CONFIG_BOARDNAME "uCP1020-64EE512-0U1-XR-T1"
  71. #define CONFIG_TSEC1
  72. #define CONFIG_TSEC3
  73. #define CONFIG_HAS_ETH0
  74. #define CONFIG_HAS_ETH1
  75. #define CONFIG_ETHADDR 00:19:D3:FF:FF:FF
  76. #define CONFIG_ETH1ADDR 00:19:D3:FF:FF:FE
  77. #define CONFIG_ETH2ADDR 00:19:D3:FF:FF:FD
  78. #define CONFIG_IPADDR 10.80.41.229
  79. #define CONFIG_SERVERIP 10.80.41.227
  80. #define CONFIG_NETMASK 255.255.252.0
  81. #define CONFIG_ETHPRIME "eTSEC3"
  82. #define CONFIG_SYS_L2_SIZE (256 << 10)
  83. #endif
  84. #if defined(CONFIG_TARGET_UCP1020)
  85. #define CONFIG_UCP1020
  86. #define CONFIG_UCP1020_REV_1_3
  87. #define CONFIG_BOARDNAME_LOCAL "uCP1020-64EEE512-OU1-XR"
  88. #define CONFIG_TSEC1
  89. #define CONFIG_TSEC3
  90. #define CONFIG_HAS_ETH0
  91. #define CONFIG_HAS_ETH1
  92. #define CONFIG_HAS_ETH2
  93. #define CONFIG_ETHADDR 00:06:3B:FF:FF:FF
  94. #define CONFIG_ETH1ADDR 00:06:3B:FF:FF:FE
  95. #define CONFIG_ETH2ADDR 00:06:3B:FF:FF:FD
  96. #define CONFIG_IPADDR 192.168.1.81
  97. #define CONFIG_IPADDR1 192.168.1.82
  98. #define CONFIG_IPADDR2 192.168.1.83
  99. #define CONFIG_SERVERIP 192.168.1.80
  100. #define CONFIG_GATEWAYIP 102.168.1.1
  101. #define CONFIG_NETMASK 255.255.255.0
  102. #define CONFIG_ETHPRIME "eTSEC1"
  103. #define CONFIG_SYS_L2_SIZE (256 << 10)
  104. #endif
  105. #ifdef CONFIG_SDCARD
  106. #define CONFIG_RAMBOOT_SDCARD
  107. #define CONFIG_SYS_RAMBOOT
  108. #define CONFIG_RESET_VECTOR_ADDRESS 0x1107fffc
  109. #endif
  110. #ifdef CONFIG_SPIFLASH
  111. #define CONFIG_RAMBOOT_SPIFLASH
  112. #define CONFIG_SYS_RAMBOOT
  113. #define CONFIG_RESET_VECTOR_ADDRESS 0x1107fffc
  114. #endif
  115. #define CONFIG_SYS_TEXT_BASE_NOR 0xeff80000
  116. #ifndef CONFIG_RESET_VECTOR_ADDRESS
  117. #define CONFIG_RESET_VECTOR_ADDRESS 0xeffffffc
  118. #endif
  119. #ifndef CONFIG_SYS_MONITOR_BASE
  120. #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */
  121. #endif
  122. #define CONFIG_ENV_OVERWRITE
  123. #define CONFIG_SYS_SATA_MAX_DEVICE 2
  124. #define CONFIG_LBA48
  125. #define CONFIG_SYS_CLK_FREQ 66666666
  126. #define CONFIG_DDR_CLK_FREQ 66666666
  127. #define CONFIG_HWCONFIG
  128. /*
  129. * These can be toggled for performance analysis, otherwise use default.
  130. */
  131. #define CONFIG_L2_CACHE
  132. #define CONFIG_BTB
  133. #define CONFIG_ENABLE_36BIT_PHYS
  134. #define CONFIG_SYS_MEMTEST_START 0x00200000 /* memtest works on */
  135. #define CONFIG_SYS_MEMTEST_END 0x1fffffff
  136. #define CONFIG_SYS_CCSRBAR 0xffe00000
  137. #define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR
  138. /* IN case of NAND bootloader relocate CCSRBAR in RAMboot code not in the 4k
  139. SPL code*/
  140. #ifdef CONFIG_SPL_BUILD
  141. #define CONFIG_SYS_CCSR_DO_NOT_RELOCATE
  142. #endif
  143. /* DDR Setup */
  144. #define CONFIG_DDR_ECC_ENABLE
  145. #ifndef CONFIG_DDR_ECC_ENABLE
  146. #define CONFIG_SYS_DDR_RAW_TIMING
  147. #define CONFIG_DDR_SPD
  148. #endif
  149. #define CONFIG_SYS_SPD_BUS_NUM 1
  150. #define CONFIG_SYS_SDRAM_SIZE_LAW LAW_SIZE_512M
  151. #define CONFIG_CHIP_SELECTS_PER_CTRL 1
  152. #define CONFIG_SYS_SDRAM_SIZE (1u << (CONFIG_SYS_SDRAM_SIZE_LAW - 19))
  153. #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000
  154. #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
  155. #define CONFIG_DIMM_SLOTS_PER_CTLR 1
  156. /* Default settings for DDR3 */
  157. #define CONFIG_SYS_DDR_CS0_BNDS 0x0000003f
  158. #define CONFIG_SYS_DDR_CS0_CONFIG 0x80014302
  159. #define CONFIG_SYS_DDR_CS0_CONFIG_2 0x00000000
  160. #define CONFIG_SYS_DDR_CS1_BNDS 0x0040007f
  161. #define CONFIG_SYS_DDR_CS1_CONFIG 0x80014302
  162. #define CONFIG_SYS_DDR_CS1_CONFIG_2 0x00000000
  163. #define CONFIG_SYS_DDR_DATA_INIT 0xdeadbeef
  164. #define CONFIG_SYS_DDR_INIT_ADDR 0x00000000
  165. #define CONFIG_SYS_DDR_INIT_EXT_ADDR 0x00000000
  166. #define CONFIG_SYS_DDR_MODE_CONTROL 0x00000000
  167. #define CONFIG_SYS_DDR_ZQ_CONTROL 0x89080600
  168. #define CONFIG_SYS_DDR_WRLVL_CONTROL 0x8655A608
  169. #define CONFIG_SYS_DDR_SR_CNTR 0x00000000
  170. #define CONFIG_SYS_DDR_RCW_1 0x00000000
  171. #define CONFIG_SYS_DDR_RCW_2 0x00000000
  172. #ifdef CONFIG_DDR_ECC_ENABLE
  173. #define CONFIG_SYS_DDR_CONTROL 0xE70C0000 /* Type = DDR3 & ECC */
  174. #else
  175. #define CONFIG_SYS_DDR_CONTROL 0xC70C0000 /* Type = DDR3 */
  176. #endif
  177. #define CONFIG_SYS_DDR_CONTROL_2 0x04401050
  178. #define CONFIG_SYS_DDR_TIMING_4 0x00220001
  179. #define CONFIG_SYS_DDR_TIMING_5 0x03402400
  180. #define CONFIG_SYS_DDR_TIMING_3 0x00020000
  181. #define CONFIG_SYS_DDR_TIMING_0 0x00330004
  182. #define CONFIG_SYS_DDR_TIMING_1 0x6f6B4846
  183. #define CONFIG_SYS_DDR_TIMING_2 0x0FA8C8CF
  184. #define CONFIG_SYS_DDR_CLK_CTRL 0x03000000
  185. #define CONFIG_SYS_DDR_MODE_1 0x40461520
  186. #define CONFIG_SYS_DDR_MODE_2 0x8000c000
  187. #define CONFIG_SYS_DDR_INTERVAL 0x0C300000
  188. #undef CONFIG_CLOCKS_IN_MHZ
  189. /*
  190. * Memory map
  191. *
  192. * 0x0000_0000 0x7fff_ffff DDR Up to 2GB cacheable
  193. * 0x8000_0000 0xdfff_ffff PCI Express Mem 1G non-cacheable(PCIe * 2)
  194. * 0xec00_0000 0xefff_ffff NOR flash Up to 64M non-cacheable CS0/1
  195. * 0xf8f8_0000 0xf8ff_ffff L2 SRAM Up to 256K cacheable
  196. * (early boot only)
  197. * 0xffc0_0000 0xffc3_ffff PCI IO range 256k non-cacheable
  198. * 0xffd0_0000 0xffd0_3fff L1 for stack 16K cacheable
  199. * 0xffe0_0000 0xffef_ffff CCSR 1M non-cacheable
  200. */
  201. /*
  202. * Local Bus Definitions
  203. */
  204. #define CONFIG_SYS_MAX_FLASH_SECT 512 /* 64M */
  205. #define CONFIG_SYS_FLASH_BASE 0xec000000
  206. #define CONFIG_SYS_FLASH_BASE_PHYS CONFIG_SYS_FLASH_BASE
  207. #define CONFIG_FLASH_BR_PRELIM (BR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS) \
  208. | BR_PS_16 | BR_V)
  209. #define CONFIG_FLASH_OR_PRELIM 0xfc000ff7
  210. #define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE_PHYS}
  211. #define CONFIG_SYS_FLASH_QUIET_TEST
  212. #define CONFIG_FLASH_SHOW_PROGRESS 45 /* count down from 45/5: 9..1 */
  213. #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
  214. #undef CONFIG_SYS_FLASH_CHECKSUM
  215. #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
  216. #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */
  217. #define CONFIG_SYS_FLASH_EMPTY_INFO
  218. #define CONFIG_SYS_INIT_RAM_LOCK
  219. #define CONFIG_SYS_INIT_RAM_ADDR 0xffd00000 /* stack in RAM */
  220. /* Initial L1 address */
  221. #define CONFIG_SYS_INIT_RAM_ADDR_PHYS CONFIG_SYS_INIT_RAM_ADDR
  222. #define CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH 0
  223. #define CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW CONFIG_SYS_INIT_RAM_ADDR_PHYS
  224. /* Size of used area in RAM */
  225. #define CONFIG_SYS_INIT_RAM_SIZE 0x00004000
  226. #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - \
  227. GENERATED_GBL_DATA_SIZE)
  228. #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
  229. #define CONFIG_SYS_MONITOR_LEN (256 * 1024)/* Reserve 256 kB for Mon */
  230. #define CONFIG_SYS_MALLOC_LEN (1024 * 1024)/* Reserved for malloc */
  231. #define CONFIG_SYS_PMC_BASE 0xff980000
  232. #define CONFIG_SYS_PMC_BASE_PHYS CONFIG_SYS_PMC_BASE
  233. #define CONFIG_PMC_BR_PRELIM (BR_PHYS_ADDR(CONFIG_SYS_PMC_BASE_PHYS) | \
  234. BR_PS_8 | BR_V)
  235. #define CONFIG_PMC_OR_PRELIM (OR_AM_64KB | OR_GPCM_CSNT | OR_GPCM_XACS | \
  236. OR_GPCM_SCY | OR_GPCM_TRLX | OR_GPCM_EHTR | \
  237. OR_GPCM_EAD)
  238. #define CONFIG_SYS_BR0_PRELIM CONFIG_FLASH_BR_PRELIM /* NOR Base Address */
  239. #define CONFIG_SYS_OR0_PRELIM CONFIG_FLASH_OR_PRELIM /* NOR Options */
  240. #ifdef CONFIG_NAND_FSL_ELBC
  241. #define CONFIG_SYS_BR1_PRELIM CONFIG_SYS_NAND_BR_PRELIM /* NAND Base Addr */
  242. #define CONFIG_SYS_OR1_PRELIM CONFIG_SYS_NAND_OR_PRELIM /* NAND Options */
  243. #endif
  244. /* Serial Port - controlled on board with jumper J8
  245. * open - index 2
  246. * shorted - index 1
  247. */
  248. #undef CONFIG_SERIAL_SOFTWARE_FIFO
  249. #define CONFIG_SYS_NS16550_SERIAL
  250. #define CONFIG_SYS_NS16550_REG_SIZE 1
  251. #define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
  252. #if defined(CONFIG_SPL_BUILD) && defined(CONFIG_SPL_INIT_MINIMAL)
  253. #define CONFIG_NS16550_MIN_FUNCTIONS
  254. #endif
  255. #define CONFIG_SYS_BAUDRATE_TABLE \
  256. {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200}
  257. #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR + 0x4500)
  258. #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR + 0x4600)
  259. /* I2C */
  260. #define CONFIG_SYS_I2C
  261. #define CONFIG_SYS_I2C_FSL
  262. #define CONFIG_SYS_FSL_I2C_SPEED 400000
  263. #define CONFIG_SYS_FSL_I2C_SLAVE 0x7F
  264. #define CONFIG_SYS_FSL_I2C_OFFSET 0x3000
  265. #define CONFIG_SYS_FSL_I2C2_SPEED 400000
  266. #define CONFIG_SYS_FSL_I2C2_SLAVE 0x7F
  267. #define CONFIG_SYS_FSL_I2C2_OFFSET 0x3100
  268. #define CONFIG_SYS_I2C_NOPROBES { {0, 0x29} }
  269. #define CONFIG_SYS_SPD_BUS_NUM 1 /* For rom_loc and flash bank */
  270. #define CONFIG_RTC_DS1337
  271. #define CONFIG_RTC_DS1337_NOOSC
  272. #define CONFIG_SYS_I2C_RTC_ADDR 0x68
  273. #define CONFIG_SYS_I2C_PCA9557_ADDR 0x18
  274. #define CONFIG_SYS_I2C_NCT72_ADDR 0x4C
  275. #define CONFIG_SYS_I2C_IDT6V49205B 0x69
  276. #if defined(CONFIG_PCI)
  277. /*
  278. * General PCI
  279. * Memory space is mapped 1-1, but I/O space must start from 0.
  280. */
  281. /* controller 2, direct to uli, tgtid 2, Base address 9000 */
  282. #define CONFIG_SYS_PCIE2_NAME "PCIe SLOT CON9"
  283. #define CONFIG_SYS_PCIE2_MEM_VIRT 0xa0000000
  284. #define CONFIG_SYS_PCIE2_MEM_BUS 0xa0000000
  285. #define CONFIG_SYS_PCIE2_MEM_PHYS 0xa0000000
  286. #define CONFIG_SYS_PCIE2_MEM_SIZE 0x20000000 /* 512M */
  287. #define CONFIG_SYS_PCIE2_IO_VIRT 0xffc10000
  288. #define CONFIG_SYS_PCIE2_IO_BUS 0x00000000
  289. #define CONFIG_SYS_PCIE2_IO_PHYS 0xffc10000
  290. #define CONFIG_SYS_PCIE2_IO_SIZE 0x00010000 /* 64k */
  291. /* controller 1, Slot 2, tgtid 1, Base address a000 */
  292. #define CONFIG_SYS_PCIE1_NAME "PCIe SLOT CON10"
  293. #define CONFIG_SYS_PCIE1_MEM_VIRT 0x80000000
  294. #define CONFIG_SYS_PCIE1_MEM_BUS 0x80000000
  295. #define CONFIG_SYS_PCIE1_MEM_PHYS 0x80000000
  296. #define CONFIG_SYS_PCIE1_MEM_SIZE 0x20000000 /* 512M */
  297. #define CONFIG_SYS_PCIE1_IO_VIRT 0xffc00000
  298. #define CONFIG_SYS_PCIE1_IO_BUS 0x00000000
  299. #define CONFIG_SYS_PCIE1_IO_PHYS 0xffc00000
  300. #define CONFIG_SYS_PCIE1_IO_SIZE 0x00010000 /* 64k */
  301. #define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
  302. #endif /* CONFIG_PCI */
  303. /*
  304. * Environment
  305. */
  306. #if !defined(CONFIG_ENV_FIT_UCBOOT) && defined(CONFIG_RAMBOOT_SDCARD)
  307. #define CONFIG_FSL_FIXED_MMC_LOCATION
  308. #define CONFIG_SYS_MMC_ENV_DEV 0
  309. #endif
  310. #define CONFIG_LOADS_ECHO /* echo on for serial download */
  311. #define CONFIG_SYS_LOADS_BAUD_CHANGE /* allow baudrate change */
  312. /*
  313. * USB
  314. */
  315. #define CONFIG_HAS_FSL_DR_USB
  316. #if defined(CONFIG_HAS_FSL_DR_USB)
  317. #define CONFIG_USB_MAX_CONTROLLER_COUNT 1
  318. #ifdef CONFIG_USB_EHCI_HCD
  319. #define CONFIG_EHCI_HCD_INIT_AFTER_RESET
  320. #define CONFIG_USB_EHCI_FSL
  321. #endif
  322. #endif
  323. #undef CONFIG_WATCHDOG /* watchdog disabled */
  324. #ifdef CONFIG_MMC
  325. #define CONFIG_SYS_FSL_ESDHC_ADDR CONFIG_SYS_MPC85xx_ESDHC_ADDR
  326. #endif
  327. /* Misc Extra Settings */
  328. #undef CONFIG_WATCHDOG /* watchdog disabled */
  329. /*
  330. * Miscellaneous configurable options
  331. */
  332. #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */
  333. #define CONFIG_SYS_HZ 1000 /* decrementer freq: 1ms tick */
  334. /*
  335. * For booting Linux, the board info and command line data
  336. * have to be in the first 64 MB of memory, since this is
  337. * the maximum mapped by the Linux kernel during initialization.
  338. */
  339. #define CONFIG_SYS_BOOTMAPSZ (64 << 20) /* Initial Memory for Linux*/
  340. #define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */
  341. #if defined(CONFIG_CMD_KGDB)
  342. #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
  343. #define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
  344. #endif
  345. /*
  346. * Environment Configuration
  347. */
  348. #if defined(CONFIG_TSEC_ENET)
  349. #if defined(CONFIG_UCP1020_REV_1_2) || defined(CONFIG_UCP1020_REV_1_3)
  350. #else
  351. #error "UCP1020 module revision is not defined !!!"
  352. #endif
  353. #define CONFIG_BOOTP_SERVERIP
  354. #define CONFIG_TSEC1_NAME "eTSEC1"
  355. #define CONFIG_TSEC2_NAME "eTSEC2"
  356. #define CONFIG_TSEC3_NAME "eTSEC3"
  357. #define TSEC1_PHY_ADDR 4
  358. #define TSEC2_PHY_ADDR 0
  359. #define TSEC2_PHY_ADDR_SGMII 0x00
  360. #define TSEC3_PHY_ADDR 6
  361. #define TSEC1_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
  362. #define TSEC2_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
  363. #define TSEC3_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
  364. #define TSEC1_PHYIDX 0
  365. #define TSEC2_PHYIDX 0
  366. #define TSEC3_PHYIDX 0
  367. #endif
  368. #define CONFIG_HOSTNAME "UCP1020"
  369. #define CONFIG_ROOTPATH "/opt/nfsroot"
  370. #define CONFIG_BOOTFILE "uImage"
  371. #define CONFIG_UBOOTPATH u-boot.bin /* U-Boot image on TFTP server */
  372. /* default location for tftp and bootm */
  373. #define CONFIG_LOADADDR 1000000
  374. #if defined(CONFIG_DONGLE)
  375. #define CONFIG_EXTRA_ENV_SETTINGS \
  376. "bootcmd=run prog_spi_mbrbootcramfs\0" \
  377. "bootfile=uImage\0" \
  378. "consoledev=ttyS0\0" \
  379. "cramfsfile=image.cramfs\0" \
  380. "dtbaddr=0x00c00000\0" \
  381. "dtbfile=image.dtb\0" \
  382. "ethaddr=" __stringify(CONFIG_ETHADDR) "\0" \
  383. "eth1addr=" __stringify(CONFIG_ETH1ADDR) "\0" \
  384. "eth2addr=" __stringify(CONFIG_ETH2ADDR) "\0" \
  385. "fileaddr=0x01000000\0" \
  386. "filesize=0x00080000\0" \
  387. "flashmbr=sf probe 0; " \
  388. "tftp $loadaddr $mbr; " \
  389. "sf erase $mbr_offset +$filesize; " \
  390. "sf write $loadaddr $mbr_offset $filesize\0" \
  391. "flashrecovery=tftp $recoveryaddr $cramfsfile; " \
  392. "protect off $nor_recoveryaddr +$filesize; " \
  393. "erase $nor_recoveryaddr +$filesize; " \
  394. "cp.b $recoveryaddr $nor_recoveryaddr $filesize; " \
  395. "protect on $nor_recoveryaddr +$filesize\0 " \
  396. "flashuboot=tftp $ubootaddr $ubootfile; " \
  397. "protect off $nor_ubootaddr +$filesize; " \
  398. "erase $nor_ubootaddr +$filesize; " \
  399. "cp.b $ubootaddr $nor_ubootaddr $filesize; " \
  400. "protect on $nor_ubootaddr +$filesize\0 " \
  401. "flashworking=tftp $workingaddr $cramfsfile; " \
  402. "protect off $nor_workingaddr +$filesize; " \
  403. "erase $nor_workingaddr +$filesize; " \
  404. "cp.b $workingaddr $nor_workingaddr $filesize; " \
  405. "protect on $nor_workingaddr +$filesize\0 " \
  406. "hwconfig=usb1:dr_mode=host,phy_type=ulpi\0 " \
  407. "kerneladdr=0x01100000\0" \
  408. "kernelfile=uImage\0" \
  409. "loadaddr=0x01000000\0" \
  410. "mbr=uCP1020d.mbr\0" \
  411. "mbr_offset=0x00000000\0" \
  412. "mmbr=uCP1020Quiet.mbr\0" \
  413. "mmcpart=0:2\0" \
  414. "mmc__mbrd=fatload mmc $mmcpart $loadaddr $mbr; " \
  415. "mmc erase 1 1; " \
  416. "mmc write $loadaddr 1 1\0" \
  417. "mmc__uboot=fatload mmc $mmcpart $loadaddr $ubootfile; " \
  418. "mmc erase 0x40 0x400; " \
  419. "mmc write $loadaddr 0x40 0x400\0" \
  420. "netdev=eth0\0" \
  421. "nor_recoveryaddr=0xEC0A0000\0" \
  422. "nor_ubootaddr=0xEFF80000\0" \
  423. "nor_workingaddr=0xECFA0000\0" \
  424. "norbootrecovery=setenv bootargs $recoverybootargs" \
  425. " console=$consoledev,$baudrate $othbootargs; " \
  426. "run norloadrecovery; " \
  427. "bootm $kerneladdr - $dtbaddr\0" \
  428. "norbootworking=setenv bootargs $workingbootargs" \
  429. " console=$consoledev,$baudrate $othbootargs; " \
  430. "run norloadworking; " \
  431. "bootm $kerneladdr - $dtbaddr\0" \
  432. "norloadrecovery=mw.l $kerneladdr 0x0 0x00a00000; " \
  433. "setenv cramfsaddr $nor_recoveryaddr; " \
  434. "cramfsload $dtbaddr $dtbfile; " \
  435. "cramfsload $kerneladdr $kernelfile\0" \
  436. "norloadworking=mw.l $kerneladdr 0x0 0x00a00000; " \
  437. "setenv cramfsaddr $nor_workingaddr; " \
  438. "cramfsload $dtbaddr $dtbfile; " \
  439. "cramfsload $kerneladdr $kernelfile\0" \
  440. "prog_spi_mbr=run spi__mbr\0" \
  441. "prog_spi_mbrboot=run spi__mbr; run spi__boot1; run spi__boot2\0" \
  442. "prog_spi_mbrbootcramfs=run spi__mbr; run spi__boot1; run spi__boot2; " \
  443. "run spi__cramfs\0" \
  444. "ramboot=setenv bootargs root=/dev/ram ramdisk_size=$ramdisk_size ro" \
  445. " console=$consoledev,$baudrate $othbootargs; " \
  446. "tftp $rootfsaddr $rootfsfile; " \
  447. "tftp $loadaddr $kernelfile; " \
  448. "tftp $dtbaddr $dtbfile; " \
  449. "bootm $loadaddr $rootfsaddr $dtbaddr\0" \
  450. "ramdisk_size=120000\0" \
  451. "ramdiskfile=rootfs.ext2.gz.uboot\0" \
  452. "recoveryaddr=0x02F00000\0" \
  453. "recoverybootargs=root=/dev/mtdblock0 rootfstype=cramfs ro\0" \
  454. "releasefpga=mw.l 0xffe0f000 0x00400000; mw.l 0xffe0f004 0x00000000; " \
  455. "mw.l 0xffe0f008 0x00400000\0" \
  456. "rootfsaddr=0x02F00000\0" \
  457. "rootfsfile=rootfs.ext2.gz.uboot\0" \
  458. "rootpath=/opt/nfsroot\0" \
  459. "spi__boot1=fatload mmc $mmcpart $loadaddr u-boot.bin; " \
  460. "protect off 0xeC000000 +$filesize; " \
  461. "erase 0xEC000000 +$filesize; " \
  462. "cp.b $loadaddr 0xEC000000 $filesize; " \
  463. "cmp.b $loadaddr 0xEC000000 $filesize; " \
  464. "protect on 0xeC000000 +$filesize\0" \
  465. "spi__boot2=fatload mmc $mmcpart $loadaddr u-boot.bin; " \
  466. "protect off 0xeFF80000 +$filesize; " \
  467. "erase 0xEFF80000 +$filesize; " \
  468. "cp.b $loadaddr 0xEFF80000 $filesize; " \
  469. "cmp.b $loadaddr 0xEFF80000 $filesize; " \
  470. "protect on 0xeFF80000 +$filesize\0" \
  471. "spi__bootd=fatload mmc $mmcpart $loadaddr $ubootd; " \
  472. "sf probe 0; sf erase 0x8000 +$filesize; " \
  473. "sf write $loadaddr 0x8000 $filesize\0" \
  474. "spi__cramfs=fatload mmc $mmcpart $loadaddr image.cramfs; " \
  475. "protect off 0xec0a0000 +$filesize; " \
  476. "erase 0xeC0A0000 +$filesize; " \
  477. "cp.b $loadaddr 0xeC0A0000 $filesize; " \
  478. "protect on 0xec0a0000 +$filesize\0" \
  479. "spi__mbr=fatload mmc $mmcpart $loadaddr $mmbr; " \
  480. "sf probe 1; sf erase 0 +$filesize; " \
  481. "sf write $loadaddr 0 $filesize\0" \
  482. "spi__mbrd=fatload mmc $mmcpart $loadaddr $mbr; " \
  483. "sf probe 0; sf erase 0 +$filesize; " \
  484. "sf write $loadaddr 0 $filesize\0" \
  485. "tftpflash=tftpboot $loadaddr $uboot; " \
  486. "protect off " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " +$filesize; " \
  487. "erase " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " +$filesize; " \
  488. "cp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " $filesize; " \
  489. "protect on " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " +$filesize; " \
  490. "cmp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " $filesize\0"\
  491. "uboot= " __stringify(CONFIG_UBOOTPATH) "\0" \
  492. "ubootaddr=0x01000000\0" \
  493. "ubootfile=u-boot.bin\0" \
  494. "ubootd=u-boot4dongle.bin\0" \
  495. "upgrade=run flashworking\0" \
  496. "usb_phy_type=ulpi\0 " \
  497. "workingaddr=0x02F00000\0" \
  498. "workingbootargs=root=/dev/mtdblock1 rootfstype=cramfs ro\0"
  499. #else
  500. #if defined(CONFIG_UCP1020T1)
  501. #define CONFIG_EXTRA_ENV_SETTINGS \
  502. "bootcmd=run releasefpga; run norbootworking || run norbootrecovery\0" \
  503. "bootfile=uImage\0" \
  504. "consoledev=ttyS0\0" \
  505. "cramfsfile=image.cramfs\0" \
  506. "dtbaddr=0x00c00000\0" \
  507. "dtbfile=image.dtb\0" \
  508. "ethaddr=" __stringify(CONFIG_ETHADDR) "\0" \
  509. "eth1addr=" __stringify(CONFIG_ETH1ADDR) "\0" \
  510. "eth2addr=" __stringify(CONFIG_ETH2ADDR) "\0" \
  511. "fileaddr=0x01000000\0" \
  512. "filesize=0x00080000\0" \
  513. "flashmbr=sf probe 0; " \
  514. "tftp $loadaddr $mbr; " \
  515. "sf erase $mbr_offset +$filesize; " \
  516. "sf write $loadaddr $mbr_offset $filesize\0" \
  517. "flashrecovery=tftp $recoveryaddr $cramfsfile; " \
  518. "protect off $nor_recoveryaddr +$filesize; " \
  519. "erase $nor_recoveryaddr +$filesize; " \
  520. "cp.b $recoveryaddr $nor_recoveryaddr $filesize; " \
  521. "protect on $nor_recoveryaddr +$filesize\0 " \
  522. "flashuboot=tftp $ubootaddr $ubootfile; " \
  523. "protect off $nor_ubootaddr +$filesize; " \
  524. "erase $nor_ubootaddr +$filesize; " \
  525. "cp.b $ubootaddr $nor_ubootaddr $filesize; " \
  526. "protect on $nor_ubootaddr +$filesize\0 " \
  527. "flashworking=tftp $workingaddr $cramfsfile; " \
  528. "protect off $nor_workingaddr +$filesize; " \
  529. "erase $nor_workingaddr +$filesize; " \
  530. "cp.b $workingaddr $nor_workingaddr $filesize; " \
  531. "protect on $nor_workingaddr +$filesize\0 " \
  532. "hwconfig=usb1:dr_mode=host,phy_type=ulpi\0 " \
  533. "kerneladdr=0x01100000\0" \
  534. "kernelfile=uImage\0" \
  535. "loadaddr=0x01000000\0" \
  536. "mbr=uCP1020.mbr\0" \
  537. "mbr_offset=0x00000000\0" \
  538. "netdev=eth0\0" \
  539. "nor_recoveryaddr=0xEC0A0000\0" \
  540. "nor_ubootaddr=0xEFF80000\0" \
  541. "nor_workingaddr=0xECFA0000\0" \
  542. "norbootrecovery=setenv bootargs $recoverybootargs" \
  543. " console=$consoledev,$baudrate $othbootargs; " \
  544. "run norloadrecovery; " \
  545. "bootm $kerneladdr - $dtbaddr\0" \
  546. "norbootworking=setenv bootargs $workingbootargs" \
  547. " console=$consoledev,$baudrate $othbootargs; " \
  548. "run norloadworking; " \
  549. "bootm $kerneladdr - $dtbaddr\0" \
  550. "norloadrecovery=mw.l $kerneladdr 0x0 0x00a00000; " \
  551. "setenv cramfsaddr $nor_recoveryaddr; " \
  552. "cramfsload $dtbaddr $dtbfile; " \
  553. "cramfsload $kerneladdr $kernelfile\0" \
  554. "norloadworking=mw.l $kerneladdr 0x0 0x00a00000; " \
  555. "setenv cramfsaddr $nor_workingaddr; " \
  556. "cramfsload $dtbaddr $dtbfile; " \
  557. "cramfsload $kerneladdr $kernelfile\0" \
  558. "othbootargs=quiet\0" \
  559. "ramboot=setenv bootargs root=/dev/ram ramdisk_size=$ramdisk_size ro" \
  560. " console=$consoledev,$baudrate $othbootargs; " \
  561. "tftp $rootfsaddr $rootfsfile; " \
  562. "tftp $loadaddr $kernelfile; " \
  563. "tftp $dtbaddr $dtbfile; " \
  564. "bootm $loadaddr $rootfsaddr $dtbaddr\0" \
  565. "ramdisk_size=120000\0" \
  566. "ramdiskfile=rootfs.ext2.gz.uboot\0" \
  567. "recoveryaddr=0x02F00000\0" \
  568. "recoverybootargs=root=/dev/mtdblock0 rootfstype=cramfs ro\0" \
  569. "releasefpga=mw.l 0xffe0f000 0x00400000; mw.l 0xffe0f004 0x00000000; " \
  570. "mw.l 0xffe0f008 0x00400000\0" \
  571. "rootfsaddr=0x02F00000\0" \
  572. "rootfsfile=rootfs.ext2.gz.uboot\0" \
  573. "rootpath=/opt/nfsroot\0" \
  574. "silent=1\0" \
  575. "tftpflash=tftpboot $loadaddr $uboot; " \
  576. "protect off " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " +$filesize; " \
  577. "erase " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " +$filesize; " \
  578. "cp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " $filesize; " \
  579. "protect on " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " +$filesize; " \
  580. "cmp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " $filesize\0"\
  581. "uboot= " __stringify(CONFIG_UBOOTPATH) "\0" \
  582. "ubootaddr=0x01000000\0" \
  583. "ubootfile=u-boot.bin\0" \
  584. "upgrade=run flashworking\0" \
  585. "workingaddr=0x02F00000\0" \
  586. "workingbootargs=root=/dev/mtdblock1 rootfstype=cramfs ro\0"
  587. #else /* For Arcturus Modules */
  588. #define CONFIG_EXTRA_ENV_SETTINGS \
  589. "bootcmd=run norkernel\0" \
  590. "bootfile=uImage\0" \
  591. "consoledev=ttyS0\0" \
  592. "dtbaddr=0x00c00000\0" \
  593. "dtbfile=image.dtb\0" \
  594. "ethaddr=" __stringify(CONFIG_ETHADDR) "\0" \
  595. "eth1addr=" __stringify(CONFIG_ETH1ADDR) "\0" \
  596. "eth2addr=" __stringify(CONFIG_ETH2ADDR) "\0" \
  597. "fileaddr=0x01000000\0" \
  598. "filesize=0x00080000\0" \
  599. "flashmbr=sf probe 0; " \
  600. "tftp $loadaddr $mbr; " \
  601. "sf erase $mbr_offset +$filesize; " \
  602. "sf write $loadaddr $mbr_offset $filesize\0" \
  603. "flashuboot=tftp $loadaddr $ubootfile; " \
  604. "protect off $nor_ubootaddr0 +$filesize; " \
  605. "erase $nor_ubootaddr0 +$filesize; " \
  606. "cp.b $loadaddr $nor_ubootaddr0 $filesize; " \
  607. "protect on $nor_ubootaddr0 +$filesize; " \
  608. "protect off $nor_ubootaddr1 +$filesize; " \
  609. "erase $nor_ubootaddr1 +$filesize; " \
  610. "cp.b $loadaddr $nor_ubootaddr1 $filesize; " \
  611. "protect on $nor_ubootaddr1 +$filesize\0 " \
  612. "format0=protect off $part0base +$part0size; " \
  613. "erase $part0base +$part0size\0" \
  614. "format1=protect off $part1base +$part1size; " \
  615. "erase $part1base +$part1size\0" \
  616. "format2=protect off $part2base +$part2size; " \
  617. "erase $part2base +$part2size\0" \
  618. "format3=protect off $part3base +$part3size; " \
  619. "erase $part3base +$part3size\0" \
  620. "hwconfig=usb1:dr_mode=host,phy_type=ulpi\0 " \
  621. "kerneladdr=0x01100000\0" \
  622. "kernelargs=root=/dev/mtdblock1 rootfstype=cramfs ro\0" \
  623. "kernelfile=uImage\0" \
  624. "loadaddr=0x01000000\0" \
  625. "mbr=uCP1020.mbr\0" \
  626. "mbr_offset=0x00000000\0" \
  627. "netdev=eth0\0" \
  628. "nor_ubootaddr0=0xEC000000\0" \
  629. "nor_ubootaddr1=0xEFF80000\0" \
  630. "norkernel=setenv bootargs $kernelargs console=$consoledev,$baudrate; " \
  631. "run norkernelload; " \
  632. "bootm $kerneladdr - $dtbaddr\0" \
  633. "norkernelload=mw.l $kerneladdr 0x0 0x00a00000; " \
  634. "setenv cramfsaddr $part0base; " \
  635. "cramfsload $dtbaddr $dtbfile; " \
  636. "cramfsload $kerneladdr $kernelfile\0" \
  637. "part0base=0xEC100000\0" \
  638. "part0size=0x00700000\0" \
  639. "part1base=0xEC800000\0" \
  640. "part1size=0x02000000\0" \
  641. "part2base=0xEE800000\0" \
  642. "part2size=0x00800000\0" \
  643. "part3base=0xEF000000\0" \
  644. "part3size=0x00F80000\0" \
  645. "partENVbase=0xEC080000\0" \
  646. "partENVsize=0x00080000\0" \
  647. "program0=tftp part0-000000.bin; " \
  648. "protect off $part0base +$filesize; " \
  649. "erase $part0base +$filesize; " \
  650. "cp.b $loadaddr $part0base $filesize; " \
  651. "echo Verifying...; " \
  652. "cmp.b $loadaddr $part0base $filesize\0" \
  653. "program1=tftp part1-000000.bin; " \
  654. "protect off $part1base +$filesize; " \
  655. "erase $part1base +$filesize; " \
  656. "cp.b $loadaddr $part1base $filesize; " \
  657. "echo Verifying...; " \
  658. "cmp.b $loadaddr $part1base $filesize\0" \
  659. "program2=tftp part2-000000.bin; " \
  660. "protect off $part2base +$filesize; " \
  661. "erase $part2base +$filesize; " \
  662. "cp.b $loadaddr $part2base $filesize; " \
  663. "echo Verifying...; " \
  664. "cmp.b $loadaddr $part2base $filesize\0" \
  665. "ramboot=setenv bootargs root=/dev/ram ramdisk_size=$ramdisk_size ro" \
  666. " console=$consoledev,$baudrate $othbootargs; " \
  667. "tftp $rootfsaddr $rootfsfile; " \
  668. "tftp $loadaddr $kernelfile; " \
  669. "tftp $dtbaddr $dtbfile; " \
  670. "bootm $loadaddr $rootfsaddr $dtbaddr\0" \
  671. "ramdisk_size=120000\0" \
  672. "ramdiskfile=rootfs.ext2.gz.uboot\0" \
  673. "releasefpga=mw.l 0xffe0f000 0x00400000; mw.l 0xffe0f004 0x00000000; " \
  674. "mw.l 0xffe0f008 0x00400000\0" \
  675. "rootfsaddr=0x02F00000\0" \
  676. "rootfsfile=rootfs.ext2.gz.uboot\0" \
  677. "rootpath=/opt/nfsroot\0" \
  678. "spi__mbr=fatload mmc $mmcpart $loadaddr $mmbr; " \
  679. "sf probe 0; sf erase 0 +$filesize; " \
  680. "sf write $loadaddr 0 $filesize\0" \
  681. "spi__boot=fatload mmc $mmcpart $loadaddr u-boot.bin; " \
  682. "protect off 0xeC000000 +$filesize; " \
  683. "erase 0xEC000000 +$filesize; " \
  684. "cp.b $loadaddr 0xEC000000 $filesize; " \
  685. "cmp.b $loadaddr 0xEC000000 $filesize; " \
  686. "protect on 0xeC000000 +$filesize\0" \
  687. "tftpflash=tftpboot $loadaddr $uboot; " \
  688. "protect off " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " +$filesize; " \
  689. "erase " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " +$filesize; " \
  690. "cp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " $filesize; " \
  691. "protect on " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " +$filesize; " \
  692. "cmp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " $filesize\0"\
  693. "uboot= " __stringify(CONFIG_UBOOTPATH) "\0" \
  694. "ubootfile=u-boot.bin\0" \
  695. "upgrade=run flashuboot\0" \
  696. "usb_phy_type=ulpi\0 " \
  697. "boot_nfs= " \
  698. "setenv bootargs root=/dev/nfs rw " \
  699. "nfsroot=$serverip:$rootpath " \
  700. "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \
  701. "console=$consoledev,$baudrate $othbootargs;" \
  702. "tftp $loadaddr $bootfile;" \
  703. "tftp $fdtaddr $fdtfile;" \
  704. "bootm $loadaddr - $fdtaddr\0" \
  705. "boot_hd = " \
  706. "setenv bootargs root=/dev/$bdev rw rootdelay=30 " \
  707. "console=$consoledev,$baudrate $othbootargs;" \
  708. "usb start;" \
  709. "ext2load usb 0:1 $loadaddr /boot/$bootfile;" \
  710. "ext2load usb 0:1 $fdtaddr /boot/$fdtfile;" \
  711. "bootm $loadaddr - $fdtaddr\0" \
  712. "boot_usb_fat = " \
  713. "setenv bootargs root=/dev/ram rw " \
  714. "console=$consoledev,$baudrate $othbootargs " \
  715. "ramdisk_size=$ramdisk_size;" \
  716. "usb start;" \
  717. "fatload usb 0:2 $loadaddr $bootfile;" \
  718. "fatload usb 0:2 $fdtaddr $fdtfile;" \
  719. "fatload usb 0:2 $ramdiskaddr $ramdiskfile;" \
  720. "bootm $loadaddr $ramdiskaddr $fdtaddr\0 " \
  721. "boot_usb_ext2 = " \
  722. "setenv bootargs root=/dev/ram rw " \
  723. "console=$consoledev,$baudrate $othbootargs " \
  724. "ramdisk_size=$ramdisk_size;" \
  725. "usb start;" \
  726. "ext2load usb 0:4 $loadaddr $bootfile;" \
  727. "ext2load usb 0:4 $fdtaddr $fdtfile;" \
  728. "ext2load usb 0:4 $ramdiskaddr $ramdiskfile;" \
  729. "bootm $loadaddr $ramdiskaddr $fdtaddr\0 " \
  730. "boot_nor = " \
  731. "setenv bootargs root=/dev/$jffs2nor rw " \
  732. "console=$consoledev,$baudrate rootfstype=jffs2 $othbootargs;" \
  733. "bootm $norbootaddr - $norfdtaddr\0 " \
  734. "boot_ram = " \
  735. "setenv bootargs root=/dev/ram rw " \
  736. "console=$consoledev,$baudrate $othbootargs " \
  737. "ramdisk_size=$ramdisk_size;" \
  738. "tftp $ramdiskaddr $ramdiskfile;" \
  739. "tftp $loadaddr $bootfile;" \
  740. "tftp $fdtaddr $fdtfile;" \
  741. "bootm $loadaddr $ramdiskaddr $fdtaddr\0"
  742. #endif
  743. #endif
  744. #endif /* __CONFIG_H */