P1023RDB.h 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright 2013 Freescale Semiconductor, Inc.
  4. *
  5. * Authors: Roy Zang <tie-fei.zang@freescale.com>
  6. * Chunhe Lan <Chunhe.Lan@freescale.com>
  7. */
  8. #ifndef __CONFIG_H
  9. #define __CONFIG_H
  10. #ifndef CONFIG_SYS_MONITOR_BASE
  11. #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */
  12. #endif
  13. #ifndef CONFIG_RESET_VECTOR_ADDRESS
  14. #define CONFIG_RESET_VECTOR_ADDRESS 0xeffffffc
  15. #endif
  16. /* High Level Configuration Options */
  17. #define CONFIG_PCI_INDIRECT_BRIDGE /* indirect PCI bridge support */
  18. #define CONFIG_PCIE1 /* PCIE controller 1 (slot 1) */
  19. #define CONFIG_PCIE2 /* PCIE controller 2 (slot 2) */
  20. #define CONFIG_PCIE3 /* PCIE controller 3 (slot 3) */
  21. #define CONFIG_FSL_PCI_INIT /* Use common FSL init code */
  22. #define CONFIG_SYS_PCI_64BIT /* enable 64-bit PCI resources */
  23. #ifndef __ASSEMBLY__
  24. extern unsigned long get_clock_freq(void);
  25. #endif
  26. #define CONFIG_SYS_CLK_FREQ 66666666
  27. #define CONFIG_DDR_CLK_FREQ CONFIG_SYS_CLK_FREQ
  28. /*
  29. * These can be toggled for performance analysis, otherwise use default.
  30. */
  31. #define CONFIG_L2_CACHE /* toggle L2 cache */
  32. #define CONFIG_BTB /* toggle branch predition */
  33. #define CONFIG_HWCONFIG
  34. #define CONFIG_ENABLE_36BIT_PHYS
  35. #define CONFIG_SYS_MEMTEST_START 0x01000000 /* memtest works on */
  36. #define CONFIG_SYS_MEMTEST_END 0x02000000
  37. /* Implement conversion of addresses in the LBC */
  38. #define CONFIG_SYS_LBC_LBCR 0x00000000
  39. #define CONFIG_SYS_LBC_LCRR LCRR_CLKDIV_8
  40. /* DDR Setup */
  41. #define CONFIG_VERY_BIG_RAM
  42. #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000
  43. #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
  44. #define CONFIG_DIMM_SLOTS_PER_CTLR 1
  45. #define CONFIG_CHIP_SELECTS_PER_CTRL 1
  46. #define CONFIG_DDR_SPD
  47. #define CONFIG_SYS_SDRAM_SIZE 512u /* DDR is 512M */
  48. #define CONFIG_SYS_SPD_BUS_NUM 0
  49. #define SPD_EEPROM_ADDRESS 0x50
  50. #define CONFIG_SYS_DDR_RAW_TIMING
  51. /*
  52. * Memory map
  53. *
  54. * 0x0000_0000 0x1fff_ffff DDR 512M cacheable
  55. * 0x8000_0000 0xbfff_ffff PCI Express Mem 1G non-cacheable
  56. * 0xc000_0000 0xdfff_ffff PCI 512M non-cacheable
  57. * 0xe100_0000 0xe3ff_ffff PCI IO range 4M non-cacheable
  58. * 0xff00_0000 0xff3f_ffff DPAA_QBMAN 4M cacheable
  59. * 0xff60_0000 0xff7f_ffff CCSR 2M non-cacheable
  60. * 0xffd0_0000 0xffd0_3fff L1 for stack 16K cacheable TLB0
  61. *
  62. * Localbus non-cacheable
  63. *
  64. * 0xec00_0000 0xefff_ffff NOR flash 64M non-cacheable
  65. * 0xffa0_0000 0xffaf_ffff NAND 1M non-cacheable
  66. */
  67. /*
  68. * Local Bus Definitions
  69. */
  70. #define CONFIG_SYS_FLASH_BASE 0xec000000 /* start of FLASH 64M */
  71. #define CONFIG_SYS_FLASH_BASE_PHYS CONFIG_SYS_FLASH_BASE
  72. #define CONFIG_FLASH_BR_PRELIM (BR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS) \
  73. | BR_PS_16 | BR_V)
  74. #define CONFIG_FLASH_OR_PRELIM 0xfc000ff7
  75. #define CONFIG_SYS_FLASH_EMPTY_INFO
  76. #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
  77. #define CONFIG_SYS_MAX_FLASH_SECT 512 /* sectors per device */
  78. #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
  79. #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */
  80. #define CONFIG_SYS_INIT_RAM_LOCK
  81. #define CONFIG_SYS_INIT_RAM_ADDR 0xffd00000 /* Initial L1 address */
  82. #define CONFIG_SYS_INIT_RAM_SIZE 0x00004000/* Size of used area in RAM */
  83. #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - \
  84. GENERATED_GBL_DATA_SIZE)
  85. #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
  86. #define CONFIG_SYS_MONITOR_LEN (768 * 1024) /* Reserve 512 kB for Mon */
  87. #define CONFIG_SYS_MALLOC_LEN (6 * 1024 * 1024) /* Reserved for malloc */
  88. #define CONFIG_SYS_NAND_BASE 0xffa00000
  89. #define CONFIG_SYS_NAND_BASE_PHYS CONFIG_SYS_NAND_BASE
  90. #define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND_BASE }
  91. #define CONFIG_SYS_MAX_NAND_DEVICE 1
  92. #define CONFIG_NAND_FSL_ELBC
  93. #define CONFIG_SYS_NAND_BLOCK_SIZE (128 * 1024)
  94. /* NAND flash config */
  95. #define CONFIG_SYS_NAND_BR_PRELIM (BR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \
  96. | (2<<BR_DECC_SHIFT) /* Use HW ECC */ \
  97. | BR_PS_8 /* Port Size = 8bit */ \
  98. | BR_MS_FCM /* MSEL = FCM */ \
  99. | BR_V) /* valid */
  100. #define CONFIG_SYS_NAND_OR_PRELIM (OR_AM_256KB /* length 256K */ \
  101. | OR_FCM_PGS \
  102. | OR_FCM_CSCT \
  103. | OR_FCM_CST \
  104. | OR_FCM_CHT \
  105. | OR_FCM_SCY_1 \
  106. | OR_FCM_TRLX \
  107. | OR_FCM_EHTR)
  108. #define CONFIG_SYS_BR0_PRELIM CONFIG_FLASH_BR_PRELIM /* NOR Base Address */
  109. #define CONFIG_SYS_OR0_PRELIM CONFIG_FLASH_OR_PRELIM /* NOR Options */
  110. #define CONFIG_SYS_BR1_PRELIM CONFIG_SYS_NAND_BR_PRELIM
  111. #define CONFIG_SYS_OR1_PRELIM CONFIG_SYS_NAND_OR_PRELIM /* NAND Options */
  112. /* Serial Port */
  113. #undef CONFIG_SERIAL_SOFTWARE_FIFO
  114. #define CONFIG_SYS_NS16550_SERIAL
  115. #define CONFIG_SYS_NS16550_REG_SIZE 1
  116. #define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
  117. #define CONFIG_SYS_BAUDRATE_TABLE \
  118. {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200}
  119. #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR + 0x4500)
  120. #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR + 0x4600)
  121. /* I2C */
  122. #define CONFIG_SYS_I2C
  123. #define CONFIG_SYS_I2C_FSL
  124. #define CONFIG_SYS_FSL_I2C_SPEED 400000
  125. #define CONFIG_SYS_FSL_I2C_SLAVE 0x7F
  126. #define CONFIG_SYS_FSL_I2C_OFFSET 0x3000
  127. #define CONFIG_SYS_FSL_I2C2_SPEED 400000
  128. #define CONFIG_SYS_FSL_I2C2_SLAVE 0x7F
  129. #define CONFIG_SYS_FSL_I2C2_OFFSET 0x3100
  130. /*
  131. * I2C2 EEPROM
  132. */
  133. #define CONFIG_ID_EEPROM
  134. #ifdef CONFIG_ID_EEPROM
  135. #define CONFIG_SYS_I2C_EEPROM_NXID
  136. #endif
  137. #define CONFIG_SYS_I2C_EEPROM_ADDR 0x50
  138. #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
  139. #define CONFIG_SYS_EEPROM_BUS_NUM 0
  140. /*
  141. * General PCI
  142. * Memory space is mapped 1-1, but I/O space must start from 0.
  143. */
  144. /* controller 3, Slot 1, tgtid 3, Base address b000 */
  145. #define CONFIG_SYS_PCIE3_NAME "Slot 3"
  146. #define CONFIG_SYS_PCIE3_MEM_VIRT 0x80000000
  147. #define CONFIG_SYS_PCIE3_MEM_BUS 0x80000000
  148. #define CONFIG_SYS_PCIE3_MEM_PHYS 0x80000000
  149. #define CONFIG_SYS_PCIE3_MEM_SIZE 0x20000000 /* 512M */
  150. #define CONFIG_SYS_PCIE3_IO_VIRT 0xffc00000
  151. #define CONFIG_SYS_PCIE3_IO_BUS 0x00000000
  152. #define CONFIG_SYS_PCIE3_IO_PHYS 0xffc00000
  153. #define CONFIG_SYS_PCIE3_IO_SIZE 0x00010000 /* 64k */
  154. /* controller 2, direct to uli, tgtid 2, Base address 9000 */
  155. #define CONFIG_SYS_PCIE2_NAME "Slot 2"
  156. #define CONFIG_SYS_PCIE2_MEM_VIRT 0xa0000000
  157. #define CONFIG_SYS_PCIE2_MEM_BUS 0xa0000000
  158. #define CONFIG_SYS_PCIE2_MEM_PHYS 0xa0000000
  159. #define CONFIG_SYS_PCIE2_MEM_SIZE 0x20000000 /* 512M */
  160. #define CONFIG_SYS_PCIE2_IO_VIRT 0xffc10000
  161. #define CONFIG_SYS_PCIE2_IO_BUS 0x00000000
  162. #define CONFIG_SYS_PCIE2_IO_PHYS 0xffc10000
  163. #define CONFIG_SYS_PCIE2_IO_SIZE 0x00010000 /* 64k */
  164. /* controller 1, Slot 2, tgtid 1, Base address a000 */
  165. #define CONFIG_SYS_PCIE1_NAME "Slot 1"
  166. #define CONFIG_SYS_PCIE1_MEM_VIRT 0xc0000000
  167. #define CONFIG_SYS_PCIE1_MEM_BUS 0xc0000000
  168. #define CONFIG_SYS_PCIE1_MEM_PHYS 0xc0000000
  169. #define CONFIG_SYS_PCIE1_MEM_SIZE 0x20000000 /* 512M */
  170. #define CONFIG_SYS_PCIE1_IO_VIRT 0xffc20000
  171. #define CONFIG_SYS_PCIE1_IO_BUS 0x00000000
  172. #define CONFIG_SYS_PCIE1_IO_PHYS 0xffc20000
  173. #define CONFIG_SYS_PCIE1_IO_SIZE 0x00010000 /* 64k */
  174. #if defined(CONFIG_PCI)
  175. #define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
  176. #endif /* CONFIG_PCI */
  177. /*
  178. * Environment
  179. */
  180. #define CONFIG_ENV_OVERWRITE
  181. #define CONFIG_LOADS_ECHO /* echo on for serial download */
  182. #define CONFIG_SYS_LOADS_BAUD_CHANGE /* allow baudrate change */
  183. /*
  184. * USB
  185. */
  186. #define CONFIG_HAS_FSL_DR_USB
  187. #ifdef CONFIG_HAS_FSL_DR_USB
  188. #ifdef CONFIG_USB_EHCI_HCD
  189. #define CONFIG_EHCI_HCD_INIT_AFTER_RESET
  190. #define CONFIG_USB_EHCI_FSL
  191. #endif
  192. #endif
  193. /*
  194. * Miscellaneous configurable options
  195. */
  196. #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */
  197. /*
  198. * For booting Linux, the board info and command line data
  199. * have to be in the first 64 MB of memory, since this is
  200. * the maximum mapped by the Linux kernel during initialization.
  201. */
  202. #define CONFIG_SYS_BOOTMAPSZ (64 << 20) /* Initial Memory map for Linux*/
  203. #define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */
  204. /*
  205. * Environment Configuration
  206. */
  207. #define CONFIG_BOOTFILE "uImage"
  208. #define CONFIG_UBOOTPATH (u-boot.bin) /* U-Boot image on TFTP server */
  209. /* default location for tftp and bootm */
  210. #define CONFIG_LOADADDR 1000000
  211. /* Qman/Bman */
  212. #define CONFIG_SYS_QMAN_MEM_BASE 0xff000000
  213. #define CONFIG_SYS_QMAN_MEM_PHYS CONFIG_SYS_QMAN_MEM_BASE
  214. #define CONFIG_SYS_QMAN_MEM_SIZE 0x00200000
  215. #define CONFIG_SYS_QMAN_SP_CENA_SIZE 0x4000
  216. #define CONFIG_SYS_QMAN_SP_CINH_SIZE 0x1000
  217. #define CONFIG_SYS_QMAN_CENA_BASE CONFIG_SYS_QMAN_MEM_BASE
  218. #define CONFIG_SYS_QMAN_CENA_SIZE (CONFIG_SYS_QMAN_MEM_SIZE >> 1)
  219. #define CONFIG_SYS_QMAN_CINH_BASE (CONFIG_SYS_QMAN_MEM_BASE + \
  220. CONFIG_SYS_QMAN_CENA_SIZE)
  221. #define CONFIG_SYS_QMAN_CINH_SIZE (CONFIG_SYS_QMAN_MEM_SIZE >> 1)
  222. #define CONFIG_SYS_QMAN_SWP_ISDR_REG 0xE08
  223. #define CONFIG_SYS_BMAN_MEM_BASE 0xff200000
  224. #define CONFIG_SYS_BMAN_MEM_PHYS CONFIG_SYS_BMAN_MEM_BASE
  225. #define CONFIG_SYS_BMAN_MEM_SIZE 0x00200000
  226. #define CONFIG_SYS_BMAN_SP_CENA_SIZE 0x4000
  227. #define CONFIG_SYS_BMAN_SP_CINH_SIZE 0x1000
  228. #define CONFIG_SYS_BMAN_CENA_BASE CONFIG_SYS_BMAN_MEM_BASE
  229. #define CONFIG_SYS_BMAN_CENA_SIZE (CONFIG_SYS_BMAN_MEM_SIZE >> 1)
  230. #define CONFIG_SYS_BMAN_CINH_BASE (CONFIG_SYS_BMAN_MEM_BASE + \
  231. CONFIG_SYS_BMAN_CENA_SIZE)
  232. #define CONFIG_SYS_BMAN_CINH_SIZE (CONFIG_SYS_BMAN_MEM_SIZE >> 1)
  233. #define CONFIG_SYS_BMAN_SWP_ISDR_REG 0xE08
  234. /* For FM */
  235. #define CONFIG_SYS_DPAA_FMAN
  236. #ifdef CONFIG_SYS_DPAA_FMAN
  237. #define CONFIG_PHY_ATHEROS
  238. #endif
  239. /* Default address of microcode for the Linux Fman driver */
  240. /* QE microcode/firmware address */
  241. #define CONFIG_SYS_FMAN_FW_ADDR 0xEFF00000
  242. #define CONFIG_SYS_QE_FMAN_FW_LENGTH 0x10000
  243. #define CONFIG_SYS_FDT_PAD (0x3000 + CONFIG_SYS_QE_FMAN_FW_LENGTH)
  244. #ifdef CONFIG_FMAN_ENET
  245. #define CONFIG_SYS_FM1_DTSEC1_PHY_ADDR 0x1
  246. #define CONFIG_SYS_FM1_DTSEC2_PHY_ADDR 0x2
  247. #define CONFIG_SYS_TBIPA_VALUE 8
  248. #define CONFIG_ETHPRIME "FM1@DTSEC1"
  249. #endif
  250. #define CONFIG_EXTRA_ENV_SETTINGS \
  251. "netdev=eth0\0" \
  252. "uboot=" __stringify(CONFIG_UBOOTPATH) "\0" \
  253. "loadaddr=1000000\0" \
  254. "ubootaddr=" __stringify(CONFIG_SYS_TEXT_BASE) "\0" \
  255. "tftpflash=tftpboot $loadaddr $uboot; " \
  256. "protect off $ubootaddr +$filesize; " \
  257. "erase $ubootaddr +$filesize; " \
  258. "cp.b $loadaddr $ubootaddr $filesize; " \
  259. "protect on $ubootaddr +$filesize; " \
  260. "cmp.b $loadaddr $ubootaddr $filesize\0" \
  261. "consoledev=ttyS0\0" \
  262. "ramdiskaddr=2000000\0" \
  263. "ramdiskfile=rootfs.ext2.gz.uboot\0" \
  264. "fdtaddr=1e00000\0" \
  265. "fdtfile=p1023rdb.dtb\0" \
  266. "othbootargs=ramdisk_size=600000\0" \
  267. "bdev=sda1\0" \
  268. "hwconfig=usb1:dr_mode=host,phy_type=ulpi\0"
  269. #define CONFIG_HDBOOT \
  270. "setenv bootargs root=/dev/$bdev rw " \
  271. "console=$consoledev,$baudrate $othbootargs;" \
  272. "tftp $loadaddr $bootfile;" \
  273. "tftp $fdtaddr $fdtfile;" \
  274. "bootm $loadaddr - $fdtaddr"
  275. #define CONFIG_NFSBOOTCOMMAND \
  276. "setenv bootargs root=/dev/nfs rw " \
  277. "nfsroot=$serverip:$rootpath " \
  278. "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \
  279. "console=$consoledev,$baudrate $othbootargs;" \
  280. "tftp $loadaddr $bootfile;" \
  281. "tftp $fdtaddr $fdtfile;" \
  282. "bootm $loadaddr - $fdtaddr"
  283. #define CONFIG_RAMBOOTCOMMAND \
  284. "setenv bootargs root=/dev/ram rw " \
  285. "console=$consoledev,$baudrate $othbootargs;" \
  286. "tftp $ramdiskaddr $ramdiskfile;" \
  287. "tftp $loadaddr $bootfile;" \
  288. "tftp $fdtaddr $fdtfile;" \
  289. "bootm $loadaddr $ramdiskaddr $fdtaddr"
  290. #define CONFIG_BOOTCOMMAND CONFIG_RAMBOOTCOMMAND
  291. #endif /* __CONFIG_H */