MPC8641HPCN.h 21 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright 2006, 2010-2011 Freescale Semiconductor.
  4. *
  5. * Srikanth Srinivasan (srikanth.srinivasan@freescale.com)
  6. */
  7. /*
  8. * MPC8641HPCN board configuration file
  9. *
  10. * Make sure you change the MAC address and other network params first,
  11. * search for CONFIG_SERVERIP, etc. in this file.
  12. */
  13. #ifndef __CONFIG_H
  14. #define __CONFIG_H
  15. /* High Level Configuration Options */
  16. #define CONFIG_LINUX_RESET_VEC 0x100 /* Reset vector used by Linux */
  17. #define CONFIG_ADDR_MAP 1 /* Use addr map */
  18. /*
  19. * default CCSRBAR is at 0xff700000
  20. * assume U-Boot is less than 0.5MB
  21. */
  22. #ifdef RUN_DIAG
  23. #define CONFIG_SYS_DIAG_ADDR CONFIG_SYS_FLASH_BASE
  24. #endif
  25. /*
  26. * virtual address to be used for temporary mappings. There
  27. * should be 128k free at this VA.
  28. */
  29. #define CONFIG_SYS_SCRATCH_VA 0xe0000000
  30. #define CONFIG_SYS_SRIO
  31. #define CONFIG_SRIO1 /* SRIO port 1 */
  32. #define CONFIG_PCIE1 1 /* PCIE controller 1 (ULI bridge) */
  33. #define CONFIG_PCIE2 1 /* PCIE controller 2 (slot) */
  34. #define CONFIG_FSL_PCI_INIT 1 /* Use common FSL init code */
  35. #define CONFIG_SYS_PCI_64BIT 1 /* enable 64-bit PCI resources */
  36. #define CONFIG_ENV_OVERWRITE
  37. #define CONFIG_BAT_RW 1 /* Use common BAT rw code */
  38. #define CONFIG_SYS_NUM_ADDR_MAP 8 /* Number of addr map slots = 8 dbats */
  39. #define CONFIG_ALTIVEC 1
  40. /*
  41. * L2CR setup -- make sure this is right for your board!
  42. */
  43. #define CONFIG_SYS_L2
  44. #define L2_INIT 0
  45. #define L2_ENABLE (L2CR_L2E)
  46. #ifndef CONFIG_SYS_CLK_FREQ
  47. #ifndef __ASSEMBLY__
  48. extern unsigned long get_board_sys_clk(unsigned long dummy);
  49. #endif
  50. #define CONFIG_SYS_CLK_FREQ get_board_sys_clk(0)
  51. #endif
  52. #define CONFIG_SYS_MEMTEST_START 0x00200000 /* memtest region */
  53. #define CONFIG_SYS_MEMTEST_END 0x00400000
  54. /*
  55. * With the exception of PCI Memory and Rapid IO, most devices will simply
  56. * add CONFIG_SYS_PHYS_ADDR_HIGH to the front of the 32-bit VA to get the PA
  57. * when 36-bit is enabled. When 36-bit is not enabled, these bits are 0.
  58. */
  59. #ifdef CONFIG_PHYS_64BIT
  60. #define CONFIG_SYS_PHYS_ADDR_HIGH 0x0000000f
  61. #else
  62. #define CONFIG_SYS_PHYS_ADDR_HIGH 0x00000000
  63. #endif
  64. /*
  65. * Base addresses -- Note these are effective addresses where the
  66. * actual resources get mapped (not physical addresses)
  67. */
  68. #define CONFIG_SYS_CCSRBAR 0xffe00000 /* relocated CCSRBAR */
  69. #define CONFIG_SYS_IMMR CONFIG_SYS_CCSRBAR /* PQII uses CONFIG_SYS_IMMR */
  70. /* Physical addresses */
  71. #define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR
  72. #define CONFIG_SYS_CCSRBAR_PHYS_HIGH CONFIG_SYS_PHYS_ADDR_HIGH
  73. #define CONFIG_SYS_CCSRBAR_PHYS \
  74. PAIRED_PHYS_TO_PHYS(CONFIG_SYS_CCSRBAR_PHYS_LOW, \
  75. CONFIG_SYS_CCSRBAR_PHYS_HIGH)
  76. #define CONFIG_HWCONFIG /* use hwconfig to control memory interleaving */
  77. /*
  78. * DDR Setup
  79. */
  80. #define CONFIG_SPD_EEPROM /* Use SPD EEPROM for DDR setup */
  81. #define CONFIG_DDR_SPD
  82. #define CONFIG_ECC_INIT_VIA_DDRCONTROLLER /* DDR controller or DMA? */
  83. #define CONFIG_MEM_INIT_VALUE 0xDeadBeef
  84. #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000 /* DDR is system memory*/
  85. #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
  86. #define CONFIG_SYS_MAX_DDR_BAT_SIZE 0x80000000 /* BAT mapping size */
  87. #define CONFIG_VERY_BIG_RAM
  88. #define CONFIG_DIMM_SLOTS_PER_CTLR 2
  89. #define CONFIG_CHIP_SELECTS_PER_CTRL (2 * CONFIG_DIMM_SLOTS_PER_CTLR)
  90. /*
  91. * I2C addresses of SPD EEPROMs
  92. */
  93. #define SPD_EEPROM_ADDRESS1 0x51 /* CTLR 0 DIMM 0 */
  94. #define SPD_EEPROM_ADDRESS2 0x52 /* CTLR 0 DIMM 1 */
  95. #define SPD_EEPROM_ADDRESS3 0x53 /* CTLR 1 DIMM 0 */
  96. #define SPD_EEPROM_ADDRESS4 0x54 /* CTLR 1 DIMM 1 */
  97. /*
  98. * These are used when DDR doesn't use SPD.
  99. */
  100. #define CONFIG_SYS_SDRAM_SIZE 256 /* DDR is 256MB */
  101. #define CONFIG_SYS_DDR_CS0_BNDS 0x0000000F
  102. #define CONFIG_SYS_DDR_CS0_CONFIG 0x80010102 /* Enable, no interleaving */
  103. #define CONFIG_SYS_DDR_TIMING_3 0x00000000
  104. #define CONFIG_SYS_DDR_TIMING_0 0x00260802
  105. #define CONFIG_SYS_DDR_TIMING_1 0x39357322
  106. #define CONFIG_SYS_DDR_TIMING_2 0x14904cc8
  107. #define CONFIG_SYS_DDR_MODE_1 0x00480432
  108. #define CONFIG_SYS_DDR_MODE_2 0x00000000
  109. #define CONFIG_SYS_DDR_INTERVAL 0x06090100
  110. #define CONFIG_SYS_DDR_DATA_INIT 0xdeadbeef
  111. #define CONFIG_SYS_DDR_CLK_CTRL 0x03800000
  112. #define CONFIG_SYS_DDR_OCD_CTRL 0x00000000
  113. #define CONFIG_SYS_DDR_OCD_STATUS 0x00000000
  114. #define CONFIG_SYS_DDR_CONTROL 0xe3008000 /* Type = DDR2 */
  115. #define CONFIG_SYS_DDR_CONTROL2 0x04400000
  116. #define CONFIG_ID_EEPROM
  117. #define CONFIG_SYS_I2C_EEPROM_NXID
  118. #define CONFIG_ID_EEPROM
  119. #define CONFIG_SYS_I2C_EEPROM_ADDR 0x57
  120. #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
  121. #define CONFIG_SYS_FLASH_BASE 0xef800000 /* start of FLASH 8M */
  122. #define CONFIG_SYS_FLASH_BASE_PHYS_LOW CONFIG_SYS_FLASH_BASE
  123. #define CONFIG_SYS_FLASH_BASE_PHYS \
  124. PAIRED_PHYS_TO_PHYS(CONFIG_SYS_FLASH_BASE_PHYS_LOW, \
  125. CONFIG_SYS_PHYS_ADDR_HIGH)
  126. #define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE_PHYS}
  127. #define CONFIG_SYS_BR0_PRELIM (BR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS) \
  128. | 0x00001001) /* port size 16bit */
  129. #define CONFIG_SYS_OR0_PRELIM 0xff806ff7 /* 8MB Boot Flash area*/
  130. #define CONFIG_SYS_BR2_PRELIM (BR_PHYS_ADDR(CF_BASE_PHYS) \
  131. | 0x00001001) /* port size 16bit */
  132. #define CONFIG_SYS_OR2_PRELIM 0xffffeff7 /* 32k Compact Flash */
  133. #define CONFIG_SYS_BR3_PRELIM (BR_PHYS_ADDR(PIXIS_BASE_PHYS) \
  134. | 0x00000801) /* port size 8bit */
  135. #define CONFIG_SYS_OR3_PRELIM 0xffffeff7 /* 32k PIXIS area*/
  136. /*
  137. * The LBC_BASE is the base of the region that contains the PIXIS and the CF.
  138. * The PIXIS and CF by themselves aren't large enough to take up the 128k
  139. * required for the smallest BAT mapping, so there's a 64k hole.
  140. */
  141. #define CONFIG_SYS_LBC_BASE 0xffde0000
  142. #define CONFIG_SYS_LBC_BASE_PHYS_LOW CONFIG_SYS_LBC_BASE
  143. #define CONFIG_FSL_PIXIS 1 /* use common PIXIS code */
  144. #define PIXIS_BASE (CONFIG_SYS_LBC_BASE + 0x00010000)
  145. #define PIXIS_BASE_PHYS_LOW (CONFIG_SYS_LBC_BASE_PHYS_LOW + 0x00010000)
  146. #define PIXIS_BASE_PHYS PAIRED_PHYS_TO_PHYS(PIXIS_BASE_PHYS_LOW, \
  147. CONFIG_SYS_PHYS_ADDR_HIGH)
  148. #define PIXIS_SIZE 0x00008000 /* 32k */
  149. #define PIXIS_ID 0x0 /* Board ID at offset 0 */
  150. #define PIXIS_VER 0x1 /* Board version at offset 1 */
  151. #define PIXIS_PVER 0x2 /* PIXIS FPGA version at offset 2 */
  152. #define PIXIS_RST 0x4 /* PIXIS Reset Control register */
  153. #define PIXIS_AUX 0x6 /* PIXIS Auxiliary register; Scratch register */
  154. #define PIXIS_SPD 0x7 /* Register for SYSCLK speed */
  155. #define PIXIS_VCTL 0x10 /* VELA Control Register */
  156. #define PIXIS_VCFGEN0 0x12 /* VELA Config Enable 0 */
  157. #define PIXIS_VCFGEN1 0x13 /* VELA Config Enable 1 */
  158. #define PIXIS_VBOOT 0x16 /* VELA VBOOT Register */
  159. #define PIXIS_VBOOT_FMAP 0x80 /* VBOOT - CFG_FLASHMAP */
  160. #define PIXIS_VBOOT_FBANK 0x40 /* VBOOT - CFG_FLASHBANK */
  161. #define PIXIS_VSPEED0 0x17 /* VELA VSpeed 0 */
  162. #define PIXIS_VSPEED1 0x18 /* VELA VSpeed 1 */
  163. #define PIXIS_VCLKH 0x19 /* VELA VCLKH register */
  164. #define PIXIS_VCLKL 0x1A /* VELA VCLKL register */
  165. #define CONFIG_SYS_PIXIS_VBOOT_MASK 0x40 /* Reset altbank mask*/
  166. /* Compact flash shares a BAT with PIXIS; make sure they're contiguous */
  167. #define CF_BASE (PIXIS_BASE + PIXIS_SIZE)
  168. #define CF_BASE_PHYS (PIXIS_BASE_PHYS + PIXIS_SIZE)
  169. #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
  170. #define CONFIG_SYS_MAX_FLASH_SECT 128 /* sectors per device */
  171. #undef CONFIG_SYS_FLASH_CHECKSUM
  172. #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
  173. #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */
  174. #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */
  175. #define CONFIG_SYS_MONITOR_BASE_EARLY 0xfff00000 /* early monitor loc */
  176. #define CONFIG_SYS_FLASH_EMPTY_INFO
  177. #if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
  178. #define CONFIG_SYS_RAMBOOT
  179. #else
  180. #undef CONFIG_SYS_RAMBOOT
  181. #endif
  182. #if defined(CONFIG_SYS_RAMBOOT)
  183. #undef CONFIG_SPD_EEPROM
  184. #define CONFIG_SYS_SDRAM_SIZE 256
  185. #endif
  186. #undef CONFIG_CLOCKS_IN_MHZ
  187. #define CONFIG_SYS_INIT_RAM_LOCK 1
  188. #ifndef CONFIG_SYS_INIT_RAM_LOCK
  189. #define CONFIG_SYS_INIT_RAM_ADDR 0x0fd00000 /* Initial RAM address */
  190. #else
  191. #define CONFIG_SYS_INIT_RAM_ADDR 0xf8400000 /* Initial RAM address */
  192. #endif
  193. #define CONFIG_SYS_INIT_RAM_SIZE 0x4000 /* Size of used area in RAM */
  194. #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
  195. #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
  196. #define CONFIG_SYS_MONITOR_LEN (512 * 1024) /* Reserve 512 kB for Mon */
  197. #define CONFIG_SYS_MALLOC_LEN (1024 * 1024) /* Reserved for malloc */
  198. /* Serial Port */
  199. #define CONFIG_SYS_NS16550_SERIAL
  200. #define CONFIG_SYS_NS16550_REG_SIZE 1
  201. #define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
  202. #define CONFIG_SYS_BAUDRATE_TABLE \
  203. {300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200}
  204. #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500)
  205. #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600)
  206. /*
  207. * I2C
  208. */
  209. #define CONFIG_SYS_I2C
  210. #define CONFIG_SYS_I2C_FSL
  211. #define CONFIG_SYS_FSL_I2C_SPEED 400000
  212. #define CONFIG_SYS_FSL_I2C_SLAVE 0x7F
  213. #define CONFIG_SYS_FSL_I2C_OFFSET 0x3100
  214. #define CONFIG_SYS_I2C_NOPROBES { {0, 0x69} }
  215. /*
  216. * RapidIO MMU
  217. */
  218. #define CONFIG_SYS_SRIO1_MEM_BASE 0x80000000 /* base address */
  219. #ifdef CONFIG_PHYS_64BIT
  220. #define CONFIG_SYS_SRIO1_MEM_PHYS_LOW 0x00000000
  221. #define CONFIG_SYS_SRIO1_MEM_PHYS_HIGH 0x0000000c
  222. #else
  223. #define CONFIG_SYS_SRIO1_MEM_PHYS_LOW CONFIG_SYS_SRIO1_MEM_BASE
  224. #define CONFIG_SYS_SRIO1_MEM_PHYS_HIGH 0x00000000
  225. #endif
  226. #define CONFIG_SYS_SRIO1_MEM_PHYS \
  227. PAIRED_PHYS_TO_PHYS(CONFIG_SYS_SRIO1_MEM_PHYS_LOW, \
  228. CONFIG_SYS_SRIO1_MEM_PHYS_HIGH)
  229. #define CONFIG_SYS_SRIO1_MEM_SIZE 0x20000000 /* 128M */
  230. /*
  231. * General PCI
  232. * Addresses are mapped 1-1.
  233. */
  234. #define CONFIG_SYS_PCIE1_NAME "ULI"
  235. #define CONFIG_SYS_PCIE1_MEM_VIRT 0x80000000
  236. #ifdef CONFIG_PHYS_64BIT
  237. #define CONFIG_SYS_PCIE1_MEM_BUS 0xe0000000
  238. #define CONFIG_SYS_PCIE1_MEM_PHYS_LOW 0x00000000
  239. #define CONFIG_SYS_PCIE1_MEM_PHYS_HIGH 0x0000000c
  240. #else
  241. #define CONFIG_SYS_PCIE1_MEM_BUS CONFIG_SYS_PCIE1_MEM_VIRT
  242. #define CONFIG_SYS_PCIE1_MEM_PHYS_LOW CONFIG_SYS_PCIE1_MEM_VIRT
  243. #define CONFIG_SYS_PCIE1_MEM_PHYS_HIGH 0x00000000
  244. #endif
  245. #define CONFIG_SYS_PCIE1_MEM_PHYS \
  246. PAIRED_PHYS_TO_PHYS(CONFIG_SYS_PCIE1_MEM_PHYS_LOW, \
  247. CONFIG_SYS_PCIE1_MEM_PHYS_HIGH)
  248. #define CONFIG_SYS_PCIE1_MEM_SIZE 0x20000000 /* 512M */
  249. #define CONFIG_SYS_PCIE1_IO_BUS 0x00000000
  250. #define CONFIG_SYS_PCIE1_IO_VIRT 0xffc00000
  251. #define CONFIG_SYS_PCIE1_IO_PHYS_LOW CONFIG_SYS_PCIE1_IO_VIRT
  252. #define CONFIG_SYS_PCIE1_IO_PHYS \
  253. PAIRED_PHYS_TO_PHYS(CONFIG_SYS_PCIE1_IO_PHYS_LOW, \
  254. CONFIG_SYS_PHYS_ADDR_HIGH)
  255. #define CONFIG_SYS_PCIE1_IO_SIZE 0x00010000 /* 64K */
  256. #ifdef CONFIG_PHYS_64BIT
  257. /*
  258. * Use the same PCI bus address on PCIE1 and PCIE2 if we have PHYS_64BIT.
  259. * This will increase the amount of PCI address space available for
  260. * for mapping RAM.
  261. */
  262. #define CONFIG_SYS_PCIE2_MEM_BUS CONFIG_SYS_PCIE1_MEM_BUS
  263. #else
  264. #define CONFIG_SYS_PCIE2_MEM_BUS (CONFIG_SYS_PCIE1_MEM_BUS \
  265. + CONFIG_SYS_PCIE1_MEM_SIZE)
  266. #endif
  267. #define CONFIG_SYS_PCIE2_MEM_VIRT (CONFIG_SYS_PCIE1_MEM_VIRT \
  268. + CONFIG_SYS_PCIE1_MEM_SIZE)
  269. #define CONFIG_SYS_PCIE2_MEM_PHYS_LOW (CONFIG_SYS_PCIE1_MEM_PHYS_LOW \
  270. + CONFIG_SYS_PCIE1_MEM_SIZE)
  271. #define CONFIG_SYS_PCIE2_MEM_PHYS_HIGH CONFIG_SYS_PCIE1_MEM_PHYS_HIGH
  272. #define CONFIG_SYS_PCIE2_MEM_PHYS (CONFIG_SYS_PCIE1_MEM_PHYS \
  273. + CONFIG_SYS_PCIE1_MEM_SIZE)
  274. #define CONFIG_SYS_PCIE2_MEM_SIZE 0x20000000 /* 512M */
  275. #define CONFIG_SYS_PCIE2_IO_BUS 0x00000000
  276. #define CONFIG_SYS_PCIE2_IO_VIRT (CONFIG_SYS_PCIE1_IO_VIRT \
  277. + CONFIG_SYS_PCIE1_IO_SIZE)
  278. #define CONFIG_SYS_PCIE2_IO_PHYS_LOW (CONFIG_SYS_PCIE1_IO_PHYS_LOW \
  279. + CONFIG_SYS_PCIE1_IO_SIZE)
  280. #define CONFIG_SYS_PCIE2_IO_PHYS (CONFIG_SYS_PCIE1_IO_PHYS \
  281. + CONFIG_SYS_PCIE1_IO_SIZE)
  282. #define CONFIG_SYS_PCIE2_IO_SIZE CONFIG_SYS_PCIE1_IO_SIZE
  283. #if defined(CONFIG_PCI)
  284. #define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
  285. #undef CONFIG_EEPRO100
  286. #undef CONFIG_TULIP
  287. /************************************************************
  288. * USB support
  289. ************************************************************/
  290. #define CONFIG_PCI_OHCI 1
  291. #define CONFIG_USB_OHCI_NEW 1
  292. #define CONFIG_SYS_USB_OHCI_SLOT_NAME "ohci_pci"
  293. #define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 15
  294. #define CONFIG_SYS_OHCI_SWAP_REG_ACCESS 1
  295. /*PCIE video card used*/
  296. #define VIDEO_IO_OFFSET CONFIG_SYS_PCIE2_IO_VIRT
  297. /*PCI video card used*/
  298. /*#define VIDEO_IO_OFFSET CONFIG_SYS_PCIE1_IO_VIRT*/
  299. /* video */
  300. #if defined(CONFIG_VIDEO)
  301. #define CONFIG_BIOSEMU
  302. #define CONFIG_ATI_RADEON_FB
  303. #define CONFIG_VIDEO_LOGO
  304. #define CONFIG_SYS_ISA_IO_BASE_ADDRESS CONFIG_SYS_PCIE2_IO_VIRT
  305. #endif
  306. #undef CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
  307. #ifdef CONFIG_SCSI_AHCI
  308. #define CONFIG_SATA_ULI5288
  309. #define CONFIG_SYS_SCSI_MAX_SCSI_ID 4
  310. #define CONFIG_SYS_SCSI_MAX_LUN 1
  311. #define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * CONFIG_SYS_SCSI_MAX_LUN)
  312. #endif
  313. #endif /* CONFIG_PCI */
  314. #if defined(CONFIG_TSEC_ENET)
  315. #define CONFIG_TSEC1 1
  316. #define CONFIG_TSEC1_NAME "eTSEC1"
  317. #define CONFIG_TSEC2 1
  318. #define CONFIG_TSEC2_NAME "eTSEC2"
  319. #define CONFIG_TSEC3 1
  320. #define CONFIG_TSEC3_NAME "eTSEC3"
  321. #define CONFIG_TSEC4 1
  322. #define CONFIG_TSEC4_NAME "eTSEC4"
  323. #define TSEC1_PHY_ADDR 0
  324. #define TSEC2_PHY_ADDR 1
  325. #define TSEC3_PHY_ADDR 2
  326. #define TSEC4_PHY_ADDR 3
  327. #define TSEC1_PHYIDX 0
  328. #define TSEC2_PHYIDX 0
  329. #define TSEC3_PHYIDX 0
  330. #define TSEC4_PHYIDX 0
  331. #define TSEC1_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
  332. #define TSEC2_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
  333. #define TSEC3_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
  334. #define TSEC4_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
  335. #define CONFIG_ETHPRIME "eTSEC1"
  336. #endif /* CONFIG_TSEC_ENET */
  337. #ifdef CONFIG_PHYS_64BIT
  338. #define PHYS_HIGH_TO_BXPN(x) ((x & 0x0000000e) << 8)
  339. #define PHYS_HIGH_TO_BX(x) ((x & 0x00000001) << 2)
  340. /* Put physical address into the BAT format */
  341. #define BAT_PHYS_ADDR(low, high) \
  342. (low | PHYS_HIGH_TO_BXPN(high) | PHYS_HIGH_TO_BX(high))
  343. /* Convert high/low pairs to actual 64-bit value */
  344. #define PAIRED_PHYS_TO_PHYS(low, high) (low | ((u64)high << 32))
  345. #else
  346. /* 32-bit systems just ignore the "high" bits */
  347. #define BAT_PHYS_ADDR(low, high) (low)
  348. #define PAIRED_PHYS_TO_PHYS(low, high) (low)
  349. #endif
  350. /*
  351. * BAT0 DDR
  352. */
  353. #define CONFIG_SYS_DBAT0L (BATL_PP_RW | BATL_MEMCOHERENCE)
  354. #define CONFIG_SYS_IBAT0L (BATL_PP_RW | BATL_MEMCOHERENCE)
  355. /*
  356. * BAT1 LBC (PIXIS/CF)
  357. */
  358. #define CONFIG_SYS_DBAT1L (BAT_PHYS_ADDR(CONFIG_SYS_LBC_BASE_PHYS_LOW, \
  359. CONFIG_SYS_PHYS_ADDR_HIGH) \
  360. | BATL_PP_RW | BATL_CACHEINHIBIT | \
  361. BATL_GUARDEDSTORAGE)
  362. #define CONFIG_SYS_DBAT1U (CONFIG_SYS_LBC_BASE | BATU_BL_128K \
  363. | BATU_VS | BATU_VP)
  364. #define CONFIG_SYS_IBAT1L (BAT_PHYS_ADDR(CONFIG_SYS_LBC_BASE_PHYS_LOW, \
  365. CONFIG_SYS_PHYS_ADDR_HIGH) \
  366. | BATL_PP_RW | BATL_MEMCOHERENCE)
  367. #define CONFIG_SYS_IBAT1U CONFIG_SYS_DBAT1U
  368. /* if CONFIG_PCI:
  369. * BAT2 PCIE1 and PCIE1 MEM
  370. * if CONFIG_RIO
  371. * BAT2 Rapidio Memory
  372. */
  373. #ifdef CONFIG_PCI
  374. #define CONFIG_PCI_INDIRECT_BRIDGE
  375. #define CONFIG_SYS_DBAT2L (BAT_PHYS_ADDR(CONFIG_SYS_PCIE1_MEM_PHYS_LOW, \
  376. CONFIG_SYS_PCIE1_MEM_PHYS_HIGH) \
  377. | BATL_PP_RW | BATL_CACHEINHIBIT \
  378. | BATL_GUARDEDSTORAGE)
  379. #define CONFIG_SYS_DBAT2U (CONFIG_SYS_PCIE1_MEM_VIRT | BATU_BL_1G \
  380. | BATU_VS | BATU_VP)
  381. #define CONFIG_SYS_IBAT2L (BAT_PHYS_ADDR(CONFIG_SYS_PCIE1_MEM_PHYS_LOW, \
  382. CONFIG_SYS_PCIE1_MEM_PHYS_HIGH) \
  383. | BATL_PP_RW | BATL_CACHEINHIBIT)
  384. #define CONFIG_SYS_IBAT2U CONFIG_SYS_DBAT2U
  385. #else /* CONFIG_RIO */
  386. #define CONFIG_SYS_DBAT2L (BAT_PHYS_ADDR(CONFIG_SYS_SRIO1_MEM_PHYS_LOW, \
  387. CONFIG_SYS_SRIO1_MEM_PHYS_HIGH) \
  388. | BATL_PP_RW | BATL_CACHEINHIBIT | \
  389. BATL_GUARDEDSTORAGE)
  390. #define CONFIG_SYS_DBAT2U (CONFIG_SYS_SRIO1_MEM_BASE | BATU_BL_512M \
  391. | BATU_VS | BATU_VP)
  392. #define CONFIG_SYS_IBAT2L (BAT_PHYS_ADDR(CONFIG_SYS_SRIO1_MEM_PHYS_LOW, \
  393. CONFIG_SYS_SRIO1_MEM_PHYS_HIGH) \
  394. | BATL_PP_RW | BATL_CACHEINHIBIT)
  395. #define CONFIG_SYS_IBAT2U CONFIG_SYS_DBAT2U
  396. #endif
  397. /*
  398. * BAT3 CCSR Space
  399. */
  400. #define CONFIG_SYS_DBAT3L (BAT_PHYS_ADDR(CONFIG_SYS_CCSRBAR_PHYS_LOW, \
  401. CONFIG_SYS_CCSRBAR_PHYS_HIGH) \
  402. | BATL_PP_RW | BATL_CACHEINHIBIT \
  403. | BATL_GUARDEDSTORAGE)
  404. #define CONFIG_SYS_DBAT3U (CONFIG_SYS_CCSRBAR | BATU_BL_1M | BATU_VS \
  405. | BATU_VP)
  406. #define CONFIG_SYS_IBAT3L (BAT_PHYS_ADDR(CONFIG_SYS_CCSRBAR_PHYS_LOW, \
  407. CONFIG_SYS_CCSRBAR_PHYS_HIGH) \
  408. | BATL_PP_RW | BATL_CACHEINHIBIT)
  409. #define CONFIG_SYS_IBAT3U CONFIG_SYS_DBAT3U
  410. #if (CONFIG_SYS_CCSRBAR_DEFAULT != CONFIG_SYS_CCSRBAR)
  411. #define CONFIG_SYS_CCSR_DEFAULT_DBATL (CONFIG_SYS_CCSRBAR_DEFAULT \
  412. | BATL_PP_RW | BATL_CACHEINHIBIT \
  413. | BATL_GUARDEDSTORAGE)
  414. #define CONFIG_SYS_CCSR_DEFAULT_DBATU (CONFIG_SYS_CCSRBAR_DEFAULT \
  415. | BATU_BL_1M | BATU_VS | BATU_VP)
  416. #define CONFIG_SYS_CCSR_DEFAULT_IBATL (CONFIG_SYS_CCSRBAR_DEFAULT \
  417. | BATL_PP_RW | BATL_CACHEINHIBIT)
  418. #define CONFIG_SYS_CCSR_DEFAULT_IBATU CONFIG_SYS_CCSR_DEFAULT_DBATU
  419. #endif
  420. /*
  421. * BAT4 PCIE1_IO and PCIE2_IO
  422. */
  423. #define CONFIG_SYS_DBAT4L (BAT_PHYS_ADDR(CONFIG_SYS_PCIE1_IO_PHYS_LOW, \
  424. CONFIG_SYS_PHYS_ADDR_HIGH) \
  425. | BATL_PP_RW | BATL_CACHEINHIBIT \
  426. | BATL_GUARDEDSTORAGE)
  427. #define CONFIG_SYS_DBAT4U (CONFIG_SYS_PCIE1_IO_VIRT | BATU_BL_128K \
  428. | BATU_VS | BATU_VP)
  429. #define CONFIG_SYS_IBAT4L (BAT_PHYS_ADDR(CONFIG_SYS_PCIE1_IO_PHYS_LOW, \
  430. CONFIG_SYS_PHYS_ADDR_HIGH) \
  431. | BATL_PP_RW | BATL_CACHEINHIBIT)
  432. #define CONFIG_SYS_IBAT4U CONFIG_SYS_DBAT4U
  433. /*
  434. * BAT5 Init RAM for stack in the CPU DCache (no backing memory)
  435. */
  436. #define CONFIG_SYS_DBAT5L (CONFIG_SYS_INIT_RAM_ADDR | BATL_PP_RW | BATL_MEMCOHERENCE)
  437. #define CONFIG_SYS_DBAT5U (CONFIG_SYS_INIT_RAM_ADDR | BATU_BL_128K | BATU_VS | BATU_VP)
  438. #define CONFIG_SYS_IBAT5L CONFIG_SYS_DBAT5L
  439. #define CONFIG_SYS_IBAT5U CONFIG_SYS_DBAT5U
  440. /*
  441. * BAT6 FLASH
  442. */
  443. #define CONFIG_SYS_DBAT6L (BAT_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS_LOW, \
  444. CONFIG_SYS_PHYS_ADDR_HIGH) \
  445. | BATL_PP_RW | BATL_CACHEINHIBIT \
  446. | BATL_GUARDEDSTORAGE)
  447. #define CONFIG_SYS_DBAT6U (CONFIG_SYS_FLASH_BASE | BATU_BL_8M | BATU_VS \
  448. | BATU_VP)
  449. #define CONFIG_SYS_IBAT6L (BAT_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS_LOW, \
  450. CONFIG_SYS_PHYS_ADDR_HIGH) \
  451. | BATL_PP_RW | BATL_MEMCOHERENCE)
  452. #define CONFIG_SYS_IBAT6U CONFIG_SYS_DBAT6U
  453. /* Map the last 1M of flash where we're running from reset */
  454. #define CONFIG_SYS_DBAT6L_EARLY (CONFIG_SYS_MONITOR_BASE_EARLY | BATL_PP_RW \
  455. | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE)
  456. #define CONFIG_SYS_DBAT6U_EARLY (CONFIG_SYS_TEXT_BASE | BATU_BL_1M | BATU_VS | BATU_VP)
  457. #define CONFIG_SYS_IBAT6L_EARLY (CONFIG_SYS_MONITOR_BASE_EARLY | BATL_PP_RW \
  458. | BATL_MEMCOHERENCE)
  459. #define CONFIG_SYS_IBAT6U_EARLY CONFIG_SYS_DBAT6U_EARLY
  460. /*
  461. * BAT7 FREE - used later for tmp mappings
  462. */
  463. #define CONFIG_SYS_DBAT7L 0x00000000
  464. #define CONFIG_SYS_DBAT7U 0x00000000
  465. #define CONFIG_SYS_IBAT7L 0x00000000
  466. #define CONFIG_SYS_IBAT7U 0x00000000
  467. /*
  468. * Environment
  469. */
  470. #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
  471. #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
  472. /*
  473. * BOOTP options
  474. */
  475. #define CONFIG_BOOTP_BOOTFILESIZE
  476. #undef CONFIG_WATCHDOG /* watchdog disabled */
  477. /*
  478. * Miscellaneous configurable options
  479. */
  480. #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */
  481. /*
  482. * For booting Linux, the board info and command line data
  483. * have to be in the first 8 MB of memory, since this is
  484. * the maximum mapped by the Linux kernel during initialization.
  485. */
  486. #define CONFIG_SYS_BOOTMAPSZ (256 << 20) /* Initial Memory map for Linux*/
  487. #define CONFIG_SYS_BOOTM_LEN (256 << 20) /* Increase max gunzip size */
  488. #if defined(CONFIG_CMD_KGDB)
  489. #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
  490. #endif
  491. /*
  492. * Environment Configuration
  493. */
  494. #define CONFIG_HAS_ETH0 1
  495. #define CONFIG_HAS_ETH1 1
  496. #define CONFIG_HAS_ETH2 1
  497. #define CONFIG_HAS_ETH3 1
  498. #define CONFIG_IPADDR 192.168.1.100
  499. #define CONFIG_HOSTNAME "unknown"
  500. #define CONFIG_ROOTPATH "/opt/nfsroot"
  501. #define CONFIG_BOOTFILE "uImage"
  502. #define CONFIG_UBOOTPATH u-boot.bin /* U-Boot image on TFTP server */
  503. #define CONFIG_SERVERIP 192.168.1.1
  504. #define CONFIG_GATEWAYIP 192.168.1.1
  505. #define CONFIG_NETMASK 255.255.255.0
  506. /* default location for tftp and bootm */
  507. #define CONFIG_LOADADDR 0x10000000
  508. #define CONFIG_EXTRA_ENV_SETTINGS \
  509. "netdev=eth0\0" \
  510. "uboot=" __stringify(CONFIG_UBOOTPATH) "\0" \
  511. "tftpflash=tftpboot $loadaddr $uboot; " \
  512. "protect off " __stringify(CONFIG_SYS_TEXT_BASE) \
  513. " +$filesize; " \
  514. "erase " __stringify(CONFIG_SYS_TEXT_BASE) \
  515. " +$filesize; " \
  516. "cp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE) \
  517. " $filesize; " \
  518. "protect on " __stringify(CONFIG_SYS_TEXT_BASE) \
  519. " +$filesize; " \
  520. "cmp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE) \
  521. " $filesize\0" \
  522. "consoledev=ttyS0\0" \
  523. "ramdiskaddr=0x18000000\0" \
  524. "ramdiskfile=your.ramdisk.u-boot\0" \
  525. "fdtaddr=0x17c00000\0" \
  526. "fdtfile=mpc8641_hpcn.dtb\0" \
  527. "en-wd=mw.b ffdf0010 0x08; echo -expect:- 08; md.b ffdf0010 1\0" \
  528. "dis-wd=mw.b ffdf0010 0x00; echo -expect:- 00; md.b ffdf0010 1\0" \
  529. "maxcpus=2"
  530. #define CONFIG_NFSBOOTCOMMAND \
  531. "setenv bootargs root=/dev/nfs rw " \
  532. "nfsroot=$serverip:$rootpath " \
  533. "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \
  534. "console=$consoledev,$baudrate $othbootargs;" \
  535. "tftp $loadaddr $bootfile;" \
  536. "tftp $fdtaddr $fdtfile;" \
  537. "bootm $loadaddr - $fdtaddr"
  538. #define CONFIG_RAMBOOTCOMMAND \
  539. "setenv bootargs root=/dev/ram rw " \
  540. "console=$consoledev,$baudrate $othbootargs;" \
  541. "tftp $ramdiskaddr $ramdiskfile;" \
  542. "tftp $loadaddr $bootfile;" \
  543. "tftp $fdtaddr $fdtfile;" \
  544. "bootm $loadaddr $ramdiskaddr $fdtaddr"
  545. #define CONFIG_BOOTCOMMAND CONFIG_NFSBOOTCOMMAND
  546. #endif /* __CONFIG_H */