MPC8610HPCD.h 19 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * Copyright 2007-2011 Freescale Semiconductor, Inc.
  4. */
  5. /*
  6. * MPC8610HPCD board configuration file
  7. */
  8. #ifndef __CONFIG_H
  9. #define __CONFIG_H
  10. /* High Level Configuration Options */
  11. #define CONFIG_LINUX_RESET_VEC 0x100 /* Reset vector used by Linux */
  12. /* video */
  13. #define CONFIG_FSL_DIU_FB
  14. #ifdef CONFIG_FSL_DIU_FB
  15. #define CONFIG_SYS_DIU_ADDR (CONFIG_SYS_CCSRBAR + 0x2c000)
  16. #define CONFIG_VIDEO_LOGO
  17. #define CONFIG_VIDEO_BMP_LOGO
  18. #endif
  19. #ifdef RUN_DIAG
  20. #define CONFIG_SYS_DIAG_ADDR 0xff800000
  21. #endif
  22. /*
  23. * virtual address to be used for temporary mappings. There
  24. * should be 128k free at this VA.
  25. */
  26. #define CONFIG_SYS_SCRATCH_VA 0xc0000000
  27. #define CONFIG_PCI1 1 /* PCI controller 1 */
  28. #define CONFIG_PCIE1 1 /* PCIe 1 connected to ULI bridge */
  29. #define CONFIG_PCIE2 1 /* PCIe 2 connected to slot */
  30. #define CONFIG_FSL_PCI_INIT 1 /* Use common FSL init code */
  31. #define CONFIG_PCI_INDIRECT_BRIDGE 1 /* indirect PCI bridge support */
  32. #define CONFIG_SYS_PCI_64BIT 1 /* enable 64-bit PCI resources */
  33. #define CONFIG_ENV_OVERWRITE
  34. #define CONFIG_INTERRUPTS /* enable pci, srio, ddr interrupts */
  35. #define CONFIG_BAT_RW 1 /* Use common BAT rw code */
  36. #define CONFIG_ALTIVEC 1
  37. /*
  38. * L2CR setup -- make sure this is right for your board!
  39. */
  40. #define CONFIG_SYS_L2
  41. #define L2_INIT 0
  42. #define L2_ENABLE (L2CR_L2E |0x00100000 )
  43. #ifndef CONFIG_SYS_CLK_FREQ
  44. #define CONFIG_SYS_CLK_FREQ get_board_sys_clk(0)
  45. #endif
  46. #define CONFIG_SYS_MEMTEST_START 0x00200000 /* memtest region */
  47. #define CONFIG_SYS_MEMTEST_END 0x00400000
  48. /*
  49. * Base addresses -- Note these are effective addresses where the
  50. * actual resources get mapped (not physical addresses)
  51. */
  52. #define CONFIG_SYS_CCSRBAR 0xe0000000 /* relocated CCSRBAR */
  53. #define CONFIG_SYS_IMMR CONFIG_SYS_CCSRBAR /* PQII uses CONFIG_SYS_IMMR */
  54. #define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR
  55. #define CONFIG_SYS_CCSRBAR_PHYS_HIGH 0x0
  56. #define CONFIG_SYS_CCSRBAR_PHYS CONFIG_SYS_CCSRBAR_PHYS_LOW
  57. /* DDR Setup */
  58. #define CONFIG_SPD_EEPROM /* Use SPD for DDR */
  59. #define CONFIG_DDR_SPD
  60. #define CONFIG_ECC_INIT_VIA_DDRCONTROLLER /* DDR controller or DMA? */
  61. #define CONFIG_MEM_INIT_VALUE 0xDeadBeef
  62. #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000 /* DDR is system memory*/
  63. #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
  64. #define CONFIG_SYS_MAX_DDR_BAT_SIZE 0x80000000 /* BAT mapping size */
  65. #define CONFIG_VERY_BIG_RAM
  66. #define CONFIG_DIMM_SLOTS_PER_CTLR 1
  67. #define CONFIG_CHIP_SELECTS_PER_CTRL (2 * CONFIG_DIMM_SLOTS_PER_CTLR)
  68. #define SPD_EEPROM_ADDRESS 0x51 /* CTLR 0 DIMM 0 */
  69. /* These are used when DDR doesn't use SPD. */
  70. #define CONFIG_SYS_SDRAM_SIZE 256 /* DDR is 256MB */
  71. #if 0 /* TODO */
  72. #define CONFIG_SYS_DDR_CS0_BNDS 0x0000000F
  73. #define CONFIG_SYS_DDR_CS0_CONFIG 0x80010202 /* Enable, no interleaving */
  74. #define CONFIG_SYS_DDR_TIMING_3 0x00000000
  75. #define CONFIG_SYS_DDR_TIMING_0 0x00260802
  76. #define CONFIG_SYS_DDR_TIMING_1 0x3935d322
  77. #define CONFIG_SYS_DDR_TIMING_2 0x14904cc8
  78. #define CONFIG_SYS_DDR_MODE_1 0x00480432
  79. #define CONFIG_SYS_DDR_MODE_2 0x00000000
  80. #define CONFIG_SYS_DDR_INTERVAL 0x06180100
  81. #define CONFIG_SYS_DDR_DATA_INIT 0xdeadbeef
  82. #define CONFIG_SYS_DDR_CLK_CTRL 0x03800000
  83. #define CONFIG_SYS_DDR_OCD_CTRL 0x00000000
  84. #define CONFIG_SYS_DDR_OCD_STATUS 0x00000000
  85. #define CONFIG_SYS_DDR_CONTROL 0xe3008000 /* Type = DDR2 */
  86. #define CONFIG_SYS_DDR_CONTROL2 0x04400010
  87. #define CONFIG_SYS_DDR_ERR_INT_EN 0x00000000
  88. #define CONFIG_SYS_DDR_ERR_DIS 0x00000000
  89. #define CONFIG_SYS_DDR_SBE 0x000f0000
  90. #endif
  91. #define CONFIG_ID_EEPROM
  92. #define CONFIG_SYS_I2C_EEPROM_NXID
  93. #define CONFIG_ID_EEPROM
  94. #define CONFIG_SYS_I2C_EEPROM_ADDR 0x57
  95. #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
  96. #define CONFIG_SYS_FLASH_BASE 0xf0000000 /* start of FLASH 128M */
  97. #define CONFIG_SYS_FLASH_BASE2 0xf8000000
  98. #define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE, CONFIG_SYS_FLASH_BASE2}
  99. #define CONFIG_SYS_BR0_PRELIM 0xf8001001 /* port size 16bit */
  100. #define CONFIG_SYS_OR0_PRELIM 0xf8006e65 /* 128MB NOR Flash*/
  101. #define CONFIG_SYS_BR1_PRELIM 0xf0001001 /* port size 16bit */
  102. #define CONFIG_SYS_OR1_PRELIM 0xf8006e65 /* 128MB Promjet */
  103. #if 0 /* TODO */
  104. #define CONFIG_SYS_BR2_PRELIM 0xf0000000
  105. #define CONFIG_SYS_OR2_PRELIM 0xf0000000 /* 256MB NAND Flash - bank 1 */
  106. #endif
  107. #define CONFIG_SYS_BR3_PRELIM 0xe8000801 /* port size 8bit */
  108. #define CONFIG_SYS_OR3_PRELIM 0xfff06ff7 /* 1MB PIXIS area*/
  109. #define CONFIG_FSL_PIXIS 1 /* use common PIXIS code */
  110. #define PIXIS_BASE 0xe8000000 /* PIXIS registers */
  111. #define PIXIS_ID 0x0 /* Board ID at offset 0 */
  112. #define PIXIS_VER 0x1 /* Board version at offset 1 */
  113. #define PIXIS_PVER 0x2 /* PIXIS FPGA version at offset 2 */
  114. #define PIXIS_RST 0x4 /* PIXIS Reset Control register */
  115. #define PIXIS_AUX 0x6 /* PIXIS Auxiliary register; Scratch */
  116. #define PIXIS_SPD 0x7 /* Register for SYSCLK speed */
  117. #define PIXIS_BRDCFG0 0x8 /* PIXIS Board Configuration Register0*/
  118. #define PIXIS_VCTL 0x10 /* VELA Control Register */
  119. #define PIXIS_VCFGEN0 0x12 /* VELA Config Enable 0 */
  120. #define PIXIS_VCFGEN1 0x13 /* VELA Config Enable 1 */
  121. #define PIXIS_VBOOT 0x16 /* VELA VBOOT Register */
  122. #define PIXIS_VSPEED0 0x17 /* VELA VSpeed 0 */
  123. #define PIXIS_VSPEED1 0x18 /* VELA VSpeed 1 */
  124. #define PIXIS_VCLKH 0x19 /* VELA VCLKH register */
  125. #define PIXIS_VCLKL 0x1A /* VELA VCLKL register */
  126. #define CONFIG_SYS_PIXIS_VBOOT_MASK 0xC0 /* Reset altbank mask */
  127. #define CONFIG_SYS_MAX_FLASH_BANKS 2 /* number of banks */
  128. #define CONFIG_SYS_MAX_FLASH_SECT 1024 /* sectors per device */
  129. #undef CONFIG_SYS_FLASH_CHECKSUM
  130. #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
  131. #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */
  132. #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */
  133. #define CONFIG_SYS_MONITOR_BASE_EARLY 0xfff00000 /* early monitor loc */
  134. #define CONFIG_SYS_FLASH_EMPTY_INFO
  135. #if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
  136. #define CONFIG_SYS_RAMBOOT
  137. #else
  138. #undef CONFIG_SYS_RAMBOOT
  139. #endif
  140. #if defined(CONFIG_SYS_RAMBOOT)
  141. #undef CONFIG_SPD_EEPROM
  142. #define CONFIG_SYS_SDRAM_SIZE 256
  143. #endif
  144. #undef CONFIG_CLOCKS_IN_MHZ
  145. #define CONFIG_SYS_INIT_RAM_LOCK 1
  146. #ifndef CONFIG_SYS_INIT_RAM_LOCK
  147. #define CONFIG_SYS_INIT_RAM_ADDR 0xe4010000 /* Initial RAM address */
  148. #else
  149. #define CONFIG_SYS_INIT_RAM_ADDR 0xe4000000 /* Initial RAM address */
  150. #endif
  151. #define CONFIG_SYS_INIT_RAM_SIZE 0x4000 /* Size of used area in RAM */
  152. #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
  153. #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
  154. #define CONFIG_SYS_MONITOR_LEN (512 * 1024) /* Reserve 512 KB for Mon */
  155. #define CONFIG_SYS_MALLOC_LEN (6 * 1024 * 1024) /* Reserved for malloc */
  156. /* Serial Port */
  157. #define CONFIG_SYS_NS16550_SERIAL
  158. #define CONFIG_SYS_NS16550_REG_SIZE 1
  159. #define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
  160. #define CONFIG_SYS_BAUDRATE_TABLE \
  161. {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 115200}
  162. #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500)
  163. #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600)
  164. /* maximum size of the flat tree (8K) */
  165. #define OF_FLAT_TREE_MAX_SIZE 8192
  166. /*
  167. * I2C
  168. */
  169. #define CONFIG_SYS_I2C
  170. #define CONFIG_SYS_I2C_FSL
  171. #define CONFIG_SYS_FSL_I2C_SPEED 400000
  172. #define CONFIG_SYS_FSL_I2C_SLAVE 0x7F
  173. #define CONFIG_SYS_FSL_I2C_OFFSET 0x3000
  174. #define CONFIG_SYS_I2C_NOPROBES { {0, 0x69} }
  175. /*
  176. * General PCI
  177. * Addresses are mapped 1-1.
  178. */
  179. #define CONFIG_SYS_PCI1_MEM_BUS 0x80000000
  180. #define CONFIG_SYS_PCI1_MEM_PHYS CONFIG_SYS_PCI1_MEM_BUS
  181. #define CONFIG_SYS_PCI1_MEM_VIRT CONFIG_SYS_PCI1_MEM_BUS
  182. #define CONFIG_SYS_PCI1_MEM_SIZE 0x10000000 /* 256M */
  183. #define CONFIG_SYS_PCI1_IO_BUS 0x0000000
  184. #define CONFIG_SYS_PCI1_IO_PHYS 0xe1000000
  185. #define CONFIG_SYS_PCI1_IO_VIRT 0xe1000000
  186. #define CONFIG_SYS_PCI1_IO_SIZE 0x00100000 /* 1M */
  187. /* controller 1, Base address 0xa000 */
  188. #define CONFIG_SYS_PCIE1_NAME "ULI"
  189. #define CONFIG_SYS_PCIE1_MEM_BUS 0xa0000000
  190. #define CONFIG_SYS_PCIE1_MEM_PHYS CONFIG_SYS_PCIE1_MEM_BUS
  191. #define CONFIG_SYS_PCIE1_MEM_SIZE 0x10000000 /* 256M */
  192. #define CONFIG_SYS_PCIE1_IO_BUS 0x00000000
  193. #define CONFIG_SYS_PCIE1_IO_PHYS 0xe3000000
  194. #define CONFIG_SYS_PCIE1_IO_SIZE 0x00100000 /* 1M */
  195. /* controller 2, Base Address 0x9000 */
  196. #define CONFIG_SYS_PCIE2_NAME "Slot 1"
  197. #define CONFIG_SYS_PCIE2_MEM_BUS 0x90000000
  198. #define CONFIG_SYS_PCIE2_MEM_PHYS CONFIG_SYS_PCIE2_MEM_BUS
  199. #define CONFIG_SYS_PCIE2_MEM_SIZE 0x10000000 /* 256M */
  200. #define CONFIG_SYS_PCIE2_IO_BUS 0x00000000 /* reuse mem LAW */
  201. #define CONFIG_SYS_PCIE2_IO_PHYS 0xe2000000
  202. #define CONFIG_SYS_PCIE2_IO_SIZE 0x00100000 /* 1M */
  203. #if defined(CONFIG_PCI)
  204. #define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
  205. #define CONFIG_ULI526X
  206. /************************************************************
  207. * USB support
  208. ************************************************************/
  209. #define CONFIG_PCI_OHCI 1
  210. #define CONFIG_USB_OHCI_NEW 1
  211. #define CONFIG_SYS_USB_OHCI_SLOT_NAME "ohci_pci"
  212. #define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 15
  213. #define CONFIG_SYS_OHCI_SWAP_REG_ACCESS 1
  214. #if !defined(CONFIG_PCI_PNP)
  215. #define PCI_ENET0_IOADDR 0xe0000000
  216. #define PCI_ENET0_MEMADDR 0xe0000000
  217. #define PCI_IDSEL_NUMBER 0x0c /* slot0->3(IDSEL)=12->15 */
  218. #endif
  219. #ifdef CONFIG_SCSI_AHCI
  220. #define CONFIG_SATA_ULI5288
  221. #define CONFIG_SYS_SCSI_MAX_SCSI_ID 4
  222. #define CONFIG_SYS_SCSI_MAX_LUN 1
  223. #define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * CONFIG_SYS_SCSI_MAX_LUN)
  224. #endif
  225. #endif /* CONFIG_PCI */
  226. /*
  227. * BAT0 2G Cacheable, non-guarded
  228. * 0x0000_0000 2G DDR
  229. */
  230. #define CONFIG_SYS_DBAT0L (BATL_PP_RW)
  231. #define CONFIG_SYS_IBAT0L (BATL_PP_RW)
  232. /*
  233. * BAT1 1G Cache-inhibited, guarded
  234. * 0x8000_0000 256M PCI-1 Memory
  235. * 0xa000_0000 256M PCI-Express 1 Memory
  236. * 0x9000_0000 256M PCI-Express 2 Memory
  237. */
  238. #define CONFIG_SYS_DBAT1L (CONFIG_SYS_PCI1_MEM_PHYS | BATL_PP_RW | BATL_CACHEINHIBIT \
  239. | BATL_GUARDEDSTORAGE)
  240. #define CONFIG_SYS_DBAT1U (CONFIG_SYS_PCI1_MEM_VIRT | BATU_BL_1G | BATU_VS | BATU_VP)
  241. #define CONFIG_SYS_IBAT1L (CONFIG_SYS_PCI1_MEM_PHYS | BATL_PP_RW | BATL_CACHEINHIBIT)
  242. #define CONFIG_SYS_IBAT1U CONFIG_SYS_DBAT1U
  243. /*
  244. * BAT2 16M Cache-inhibited, guarded
  245. * 0xe100_0000 1M PCI-1 I/O
  246. */
  247. #define CONFIG_SYS_DBAT2L (CONFIG_SYS_PCI1_IO_PHYS | BATL_PP_RW | BATL_CACHEINHIBIT \
  248. | BATL_GUARDEDSTORAGE)
  249. #define CONFIG_SYS_DBAT2U (CONFIG_SYS_PCI1_IO_VIRT | BATU_BL_16M | BATU_VS | BATU_VP)
  250. #define CONFIG_SYS_IBAT2L (CONFIG_SYS_PCI1_IO_PHYS | BATL_PP_RW | BATL_CACHEINHIBIT)
  251. #define CONFIG_SYS_IBAT2U CONFIG_SYS_DBAT2U
  252. /*
  253. * BAT3 4M Cache-inhibited, guarded
  254. * 0xe000_0000 4M CCSR
  255. */
  256. #define CONFIG_SYS_DBAT3L (CONFIG_SYS_CCSRBAR | BATL_PP_RW | BATL_CACHEINHIBIT \
  257. | BATL_GUARDEDSTORAGE)
  258. #define CONFIG_SYS_DBAT3U (CONFIG_SYS_CCSRBAR | BATU_BL_1M | BATU_VS | BATU_VP)
  259. #define CONFIG_SYS_IBAT3L (CONFIG_SYS_CCSRBAR | BATL_PP_RW | BATL_CACHEINHIBIT)
  260. #define CONFIG_SYS_IBAT3U CONFIG_SYS_DBAT3U
  261. #if (CONFIG_SYS_CCSRBAR_DEFAULT != CONFIG_SYS_CCSRBAR)
  262. #define CONFIG_SYS_CCSR_DEFAULT_DBATL (CONFIG_SYS_CCSRBAR_DEFAULT \
  263. | BATL_PP_RW | BATL_CACHEINHIBIT \
  264. | BATL_GUARDEDSTORAGE)
  265. #define CONFIG_SYS_CCSR_DEFAULT_DBATU (CONFIG_SYS_CCSRBAR_DEFAULT \
  266. | BATU_BL_1M | BATU_VS | BATU_VP)
  267. #define CONFIG_SYS_CCSR_DEFAULT_IBATL (CONFIG_SYS_CCSRBAR_DEFAULT \
  268. | BATL_PP_RW | BATL_CACHEINHIBIT)
  269. #define CONFIG_SYS_CCSR_DEFAULT_IBATU CONFIG_SYS_CCSR_DEFAULT_DBATU
  270. #endif
  271. /*
  272. * BAT4 32M Cache-inhibited, guarded
  273. * 0xe200_0000 1M PCI-Express 2 I/O
  274. * 0xe300_0000 1M PCI-Express 1 I/O
  275. */
  276. #define CONFIG_SYS_DBAT4L (CONFIG_SYS_PCIE2_IO_PHYS | BATL_PP_RW | BATL_CACHEINHIBIT \
  277. | BATL_GUARDEDSTORAGE)
  278. #define CONFIG_SYS_DBAT4U (CONFIG_SYS_PCIE2_IO_PHYS | BATU_BL_32M | BATU_VS | BATU_VP)
  279. #define CONFIG_SYS_IBAT4L (CONFIG_SYS_PCIE2_IO_PHYS | BATL_PP_RW | BATL_CACHEINHIBIT)
  280. #define CONFIG_SYS_IBAT4U CONFIG_SYS_DBAT4U
  281. /*
  282. * BAT5 128K Cacheable, non-guarded
  283. * 0xe400_0000 128K Init RAM for stack in the CPU DCache (no backing memory)
  284. */
  285. #define CONFIG_SYS_DBAT5L (CONFIG_SYS_INIT_RAM_ADDR | BATL_PP_RW | BATL_MEMCOHERENCE)
  286. #define CONFIG_SYS_DBAT5U (CONFIG_SYS_INIT_RAM_ADDR | BATU_BL_128K | BATU_VS | BATU_VP)
  287. #define CONFIG_SYS_IBAT5L CONFIG_SYS_DBAT5L
  288. #define CONFIG_SYS_IBAT5U CONFIG_SYS_DBAT5U
  289. /*
  290. * BAT6 256M Cache-inhibited, guarded
  291. * 0xf000_0000 256M FLASH
  292. */
  293. #define CONFIG_SYS_DBAT6L (CONFIG_SYS_FLASH_BASE | BATL_PP_RW | BATL_CACHEINHIBIT \
  294. | BATL_GUARDEDSTORAGE)
  295. #define CONFIG_SYS_DBAT6U (CONFIG_SYS_FLASH_BASE | BATU_BL_256M | BATU_VS | BATU_VP)
  296. #define CONFIG_SYS_IBAT6L (CONFIG_SYS_FLASH_BASE | BATL_PP_RW | BATL_MEMCOHERENCE)
  297. #define CONFIG_SYS_IBAT6U CONFIG_SYS_DBAT6U
  298. /* Map the last 1M of flash where we're running from reset */
  299. #define CONFIG_SYS_DBAT6L_EARLY (CONFIG_SYS_MONITOR_BASE_EARLY | BATL_PP_RW \
  300. | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE)
  301. #define CONFIG_SYS_DBAT6U_EARLY (CONFIG_SYS_TEXT_BASE | BATU_BL_1M | BATU_VS | BATU_VP)
  302. #define CONFIG_SYS_IBAT6L_EARLY (CONFIG_SYS_MONITOR_BASE_EARLY | BATL_PP_RW \
  303. | BATL_MEMCOHERENCE)
  304. #define CONFIG_SYS_IBAT6U_EARLY CONFIG_SYS_DBAT6U_EARLY
  305. /*
  306. * BAT7 4M Cache-inhibited, guarded
  307. * 0xe800_0000 4M PIXIS
  308. */
  309. #define CONFIG_SYS_DBAT7L (PIXIS_BASE | BATL_PP_RW | BATL_CACHEINHIBIT \
  310. | BATL_GUARDEDSTORAGE)
  311. #define CONFIG_SYS_DBAT7U (PIXIS_BASE | BATU_BL_1M | BATU_VS | BATU_VP)
  312. #define CONFIG_SYS_IBAT7L (PIXIS_BASE | BATL_PP_RW | BATL_CACHEINHIBIT)
  313. #define CONFIG_SYS_IBAT7U CONFIG_SYS_DBAT7U
  314. /*
  315. * Environment
  316. */
  317. #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
  318. #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
  319. /*
  320. * BOOTP options
  321. */
  322. #define CONFIG_BOOTP_BOOTFILESIZE
  323. /*
  324. * Command line configuration.
  325. */
  326. #define CONFIG_WATCHDOG /* watchdog enabled */
  327. #define CONFIG_SYS_WATCHDOG_FREQ 5000 /* Feed interval, 5s */
  328. /*
  329. * Miscellaneous configurable options
  330. */
  331. #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */
  332. /*
  333. * For booting Linux, the board info and command line data
  334. * have to be in the first 8 MB of memory, since this is
  335. * the maximum mapped by the Linux kernel during initialization.
  336. */
  337. #define CONFIG_SYS_BOOTMAPSZ (256 << 20) /* Initial Memory map for Linux*/
  338. #define CONFIG_SYS_BOOTM_LEN (256 << 20) /* Increase max gunzip size */
  339. #if defined(CONFIG_CMD_KGDB)
  340. #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
  341. #endif
  342. /*
  343. * Environment Configuration
  344. */
  345. #define CONFIG_IPADDR 192.168.1.100
  346. #define CONFIG_HOSTNAME "unknown"
  347. #define CONFIG_ROOTPATH "/opt/nfsroot"
  348. #define CONFIG_BOOTFILE "uImage"
  349. #define CONFIG_UBOOTPATH 8610hpcd/u-boot.bin
  350. #define CONFIG_SERVERIP 192.168.1.1
  351. #define CONFIG_GATEWAYIP 192.168.1.1
  352. #define CONFIG_NETMASK 255.255.255.0
  353. /* default location for tftp and bootm */
  354. #define CONFIG_LOADADDR 0x10000000
  355. #if defined(CONFIG_PCI1)
  356. #define PCI_ENV \
  357. "pcireg=md ${a}000 3; echo o;md ${a}c00 25; echo i; md ${a}da0 15;" \
  358. "echo e;md ${a}e00 9\0" \
  359. "pci1regs=setenv a e0008; run pcireg\0" \
  360. "pcierr=md ${a}e00 8; pci d.b $b.0 7 1; pci d.w $b.0 1e 1;" \
  361. "pci d.w $b.0 56 1\0" \
  362. "pcierrc=mw ${a}e00 ffffffff; pci w.b $b.0 7 ff; pci w.w $b.0 1e ffff;" \
  363. "pci w.w $b.0 56 ffff\0" \
  364. "pci1err=setenv a e0008; run pcierr\0" \
  365. "pci1errc=setenv a e0008; run pcierrc\0"
  366. #else
  367. #define PCI_ENV ""
  368. #endif
  369. #if defined(CONFIG_PCIE1) || defined(CONFIG_PCIE2)
  370. #define PCIE_ENV \
  371. "pciereg=md ${a}000 6; md ${a}020 4; md ${a}bf8 2; echo o;md ${a}c00 25;" \
  372. "echo i; md ${a}da0 15; echo e;md ${a}e00 e; echo d; md ${a}f00 c\0" \
  373. "pcie1regs=setenv a e000a; run pciereg\0" \
  374. "pcie2regs=setenv a e0009; run pciereg\0" \
  375. "pcieerr=md ${a}020 1; md ${a}e00; pci d.b $b.0 7 1; pci d.w $b.0 1e 1;"\
  376. "pci d.w $b.0 56 1; pci d $b.0 104 1; pci d $b.0 110 1;" \
  377. "pci d $b.0 130 1\0" \
  378. "pcieerrc=mw ${a}020 ffffffff; mw ${a}e00 ffffffff; pci w.b $b.0 7 ff;"\
  379. "pci w.w $b.0 1e ffff; pci w.w $b.0 56 ffff; pci w $b.0 104 ffffffff;" \
  380. "pci w $b.0 110 ffffffff; pci w $b.0 130 ffffffff\0" \
  381. "pciecfg=pci d $b.0 0 20; pci d $b.0 100 e; pci d $b.0 400 69\0" \
  382. "pcie1err=setenv a e000a; run pcieerr\0" \
  383. "pcie2err=setenv a e0009; run pcieerr\0" \
  384. "pcie1errc=setenv a e000a; run pcieerrc\0" \
  385. "pcie2errc=setenv a e0009; run pcieerrc\0"
  386. #else
  387. #define PCIE_ENV ""
  388. #endif
  389. #define DMA_ENV \
  390. "dma0=mw ${d}104 ffffffff;mw ${d}110 50000;mw ${d}114 $sad0;mw ${d}118 50000;"\
  391. "mw ${d}120 $bc0;mw ${d}100 f03c404; mw ${d}11c $dad0; md ${d}100 9\0" \
  392. "dma1=mw ${d}184 ffffffff;mw ${d}190 50000;mw ${d}194 $sad1;mw ${d}198 50000;"\
  393. "mw ${d}1a0 $bc1;mw ${d}180 f03c404; mw ${d}19c $dad1; md ${d}180 9\0" \
  394. "dma2=mw ${d}204 ffffffff;mw ${d}210 50000;mw ${d}214 $sad2;mw ${d}218 50000;"\
  395. "mw ${d}220 $bc2;mw ${d}200 f03c404; mw ${d}21c $dad2; md ${d}200 9\0" \
  396. "dma3=mw ${d}284 ffffffff;mw ${d}290 50000;mw ${d}294 $sad3;mw ${d}298 50000;"\
  397. "mw ${d}2a0 $bc3;mw ${d}280 f03c404; mw ${d}29c $dad3; md ${d}280 9\0"
  398. #ifdef ENV_DEBUG
  399. #define CONFIG_EXTRA_ENV_SETTINGS \
  400. "netdev=eth0\0" \
  401. "uboot=" __stringify(CONFIG_UBOOTPATH) "\0" \
  402. "tftpflash=tftpboot $loadaddr $uboot; " \
  403. "protect off " __stringify(CONFIG_SYS_TEXT_BASE) \
  404. " +$filesize; " \
  405. "erase " __stringify(CONFIG_SYS_TEXT_BASE) \
  406. " +$filesize; " \
  407. "cp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE) \
  408. " $filesize; " \
  409. "protect on " __stringify(CONFIG_SYS_TEXT_BASE) \
  410. " +$filesize; " \
  411. "cmp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE) \
  412. " $filesize\0" \
  413. "consoledev=ttyS0\0" \
  414. "ramdiskaddr=0x18000000\0" \
  415. "ramdiskfile=8610hpcd/ramdisk.uboot\0" \
  416. "fdtaddr=0x17c00000\0" \
  417. "fdtfile=8610hpcd/mpc8610_hpcd.dtb\0" \
  418. "bdev=sda3\0" \
  419. "en-wd=mw.b f8100010 0x08; echo -expect:- 08; md.b f8100010 1\0" \
  420. "dis-wd=mw.b f8100010 0x00; echo -expect:- 00; md.b f8100010 1\0" \
  421. "maxcpus=1" \
  422. "eoi=mw e00400b0 0\0" \
  423. "iack=md e00400a0 1\0" \
  424. "ddrreg=md ${a}000 8; md ${a}080 8;md ${a}100 d; md ${a}140 4;" \
  425. "md ${a}bf0 4; md ${a}e00 3; md ${a}e20 3; md ${a}e40 7;" \
  426. "md ${a}f00 5\0" \
  427. "ddr1regs=setenv a e0002; run ddrreg\0" \
  428. "gureg=md ${a}000 2c; md ${a}0b0 1; md ${a}0c0 1; md ${a}800 1;" \
  429. "md ${a}900 6; md ${a}a00 1; md ${a}b20 3; md ${a}e00 1;" \
  430. "md ${a}e60 1; md ${a}ef0 1d\0" \
  431. "guregs=setenv a e00e0; run gureg\0" \
  432. "mcmreg=md ${a}000 1b; md ${a}bf8 2; md ${a}e00 5\0" \
  433. "mcmregs=setenv a e0001; run mcmreg\0" \
  434. "diuregs=md e002c000 1d\0" \
  435. "dium=mw e002c01c\0" \
  436. "diuerr=md e002c014 1\0" \
  437. "pmregs=md e00e1000 2b\0" \
  438. "lawregs=md e0000c08 4b\0" \
  439. "lbcregs=md e0005000 36\0" \
  440. "dma0regs=md e0021100 12\0" \
  441. "dma1regs=md e0021180 12\0" \
  442. "dma2regs=md e0021200 12\0" \
  443. "dma3regs=md e0021280 12\0" \
  444. PCI_ENV \
  445. PCIE_ENV \
  446. DMA_ENV
  447. #else
  448. #define CONFIG_EXTRA_ENV_SETTINGS \
  449. "netdev=eth0\0" \
  450. "uboot=" __stringify(CONFIG_UBOOTPATH) "\0" \
  451. "consoledev=ttyS0\0" \
  452. "ramdiskaddr=0x18000000\0" \
  453. "ramdiskfile=8610hpcd/ramdisk.uboot\0" \
  454. "fdtaddr=0x17c00000\0" \
  455. "fdtfile=8610hpcd/mpc8610_hpcd.dtb\0" \
  456. "bdev=sda3\0"
  457. #endif
  458. #define CONFIG_NFSBOOTCOMMAND \
  459. "setenv bootargs root=/dev/nfs rw " \
  460. "nfsroot=$serverip:$rootpath " \
  461. "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \
  462. "console=$consoledev,$baudrate $othbootargs;" \
  463. "tftp $loadaddr $bootfile;" \
  464. "tftp $fdtaddr $fdtfile;" \
  465. "bootm $loadaddr - $fdtaddr"
  466. #define CONFIG_RAMBOOTCOMMAND \
  467. "setenv bootargs root=/dev/ram rw " \
  468. "console=$consoledev,$baudrate $othbootargs;" \
  469. "tftp $ramdiskaddr $ramdiskfile;" \
  470. "tftp $loadaddr $bootfile;" \
  471. "tftp $fdtaddr $fdtfile;" \
  472. "bootm $loadaddr $ramdiskaddr $fdtaddr"
  473. #define CONFIG_BOOTCOMMAND \
  474. "setenv bootargs root=/dev/$bdev rw " \
  475. "console=$consoledev,$baudrate $othbootargs;" \
  476. "tftp $loadaddr $bootfile;" \
  477. "tftp $fdtaddr $fdtfile;" \
  478. "bootm $loadaddr - $fdtaddr"
  479. #endif /* __CONFIG_H */